

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | I ² C, IrDA, LINbus, QEI, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128mc202t-e-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Program Memory" (DS70613) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space.

The program memory maps, which are presented by device family and memory size, are shown in Figure 4-1 through Figure 4-5.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X AND PIC24EP32GP/MC20X DEVICES



TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|-------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | QEI1MD | PWMMD | — | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | — | — | AD1MD | 0000 |
| PMD2 | 0762 | _ | _ | _ | _ | IC4MD | IC3MD | IC2MD | IC1MD | _ | _ | _ | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | _ | _ | _ | _ | _ | CMPMD | _ | _ | CRCMD | _ | _ | _ | _ | _ | I2C2MD | _ | 0000 |
| PMD4 | 0766 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | REFOMD | CTMUMD | _ | _ | 0000 |
| PMD6 | 076A | | _ | | _ | | PWM3MD | PWM2MD | PWM1MD | | | — | — | — | _ | — | | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| | 0760 | | | | | | | | | | | | DMA1MD | DTOMD | | | | 0000 |
| FINDT | 0700 | _ | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | DMA2MD | FIGND | _ | _ | _ | 0000 |
| | | | | | | | | | | | | | DMA3MD | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-46: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|---------|---------|---------|--------|--------|--------|-------|-------|--------|-------|-------|--------|--------|---------------|
| TRISA | 0E00 | — | — | — | TRISA12 | TRISA11 | TRISA10 | TRISA9 | TRISA8 | TRISA7 | — | — | TRISA4 | - | — | TRISA1 | TRISA0 | 1F93 |
| PORTA | 0E02 | _ | _ | _ | RA12 | RA11 | RA10 | RA9 | RA8 | RA7 | _ | _ | RA4 | _ | _ | RA1 | RA0 | 0000 |
| LATA | 0E04 | _ | _ | _ | LATA12 | LATA11 | LATA10 | LATA9 | LATA8 | LATA7 | _ | _ | LATA4 | _ | _ | LA1TA1 | LA0TA0 | 0000 |
| ODCA | 0E06 | _ | _ | _ | ODCA12 | ODCA11 | ODCA10 | ODCA9 | ODCA8 | ODCA7 | _ | _ | ODCA4 | _ | _ | ODCA1 | ODCA0 | 0000 |
| CNENA | 0E08 | _ | _ | _ | CNIEA12 | CNIEA11 | CNIEA10 | CNIEA9 | CNIEA8 | CNIEA7 | _ | _ | CNIEA4 | _ | _ | CNIEA1 | CNIEA0 | 0000 |
| CNPUA | 0E0A | _ | _ | _ | CNPUA12 | CNPUA11 | CNPUA10 | CNPUA9 | CNPUA8 | CNPUA7 | _ | _ | CNPUA4 | _ | _ | CNPUA1 | CNPUA0 | 0000 |
| CNPDA | 0E0C | _ | _ | _ | CNPDA12 | CNPDA11 | CNPDA10 | CNPDA9 | CNPDA8 | CNPDA7 | _ | _ | CNPDA4 | _ | _ | CNPDA1 | CNPDA0 | 0000 |
| ANSELA | 0E0E | _ | _ | — | ANSA12 | ANSA11 | — | _ | _ | — | | — | ANSA4 | - | _ | ANSA1 | ANSA0 | 1813 |

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-47: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISB | 0E10 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
| PORTB | 0E12 | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
| LATB | 0E14 | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
| ODCB | 0E16 | ODCB15 | ODCB14 | ODCB13 | ODCB12 | ODCB11 | ODCB10 | ODCB9 | ODCB8 | ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 | 0000 |
| CNENB | 0E18 | CNIEB15 | CNIEB14 | CNIEB13 | CNIEB12 | CNIEB11 | CNIEB10 | CNIEB9 | CNIEB8 | CNIEB7 | CNIEB6 | CNIEB5 | CNIEB4 | CNIEB3 | CNIEB2 | CNIEB1 | CNIEB0 | 0000 |
| CNPUB | 0E1A | CNPUB15 | CNPUB14 | CNPUB13 | CNPUB12 | CNPUB11 | CNPUB10 | CNPUB9 | CNPUB8 | CNPUB7 | CNPUB6 | CNPUB5 | CNPUB4 | CNPUB3 | CNPUB2 | CNPUB1 | CNPUB0 | 0000 |
| CNPDB | 0E1C | CNPDB15 | CNPDB14 | CNPDB13 | CNPDB12 | CNPDB11 | CNPDB10 | CNPDB9 | CNPDB8 | CNPDB7 | CNPDB6 | CNPDB5 | CNPDB4 | CNPDB3 | CNPDB2 | CNPDB1 | CNPDB0 | 0000 |
| ANSELB | 0E1E | _ | _ | _ | _ | | — | _ | ANSB8 | | — | - | | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 010F |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-48: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|---------|--------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISC | 0E20 | TRISC15 | _ | TRISC13 | TRISC12 | TRISC11 | TRISC10 | TRISC9 | TRISC8 | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | BFFF |
| PORTC | 0E22 | RC15 | - | RC13 | RC12 | RC11 | RC10 | RC9 | RC8 | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx |
| LATC | 0E24 | LATC15 | - | LATC13 | LATC12 | LATC11 | LATC10 | LATC9 | LATC8 | LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | xxxx |
| ODCC | 0E26 | ODCC15 | _ | ODCC13 | ODCC12 | ODCC11 | ODCC10 | ODCC9 | ODCC8 | ODCC7 | ODCC6 | ODCC5 | ODCC4 | ODCC3 | ODCC2 | ODCC1 | ODCC0 | 0000 |
| CNENC | 0E28 | CNIEC15 | _ | CNIEC13 | CNIEC12 | CNIEC11 | CNIEC10 | CNIEC9 | CNIEC8 | CNIEC7 | CNIEC6 | CNIEC5 | CNIEC4 | CNIEC3 | CNIEC2 | CNIEC1 | CNIEC0 | 0000 |
| CNPUC | 0E2A | CNPUC15 | _ | CNPUC13 | CNPUC12 | CNPUC11 | CNPUC10 | CNPUC9 | CNPUC8 | CNPUC7 | CNPUC6 | CNPUC5 | CNPUC4 | CNPUC3 | CNPUC2 | CNPUC1 | CNPUC0 | 0000 |
| CNPDC | 0E2C | CNPDC15 | _ | CNPDC13 | CNPDC12 | CNPDC11 | CNPDC10 | CNPDC9 | CNPDC8 | CNPDC7 | CNPDC6 | CNPDC5 | CNPDC4 | CNPDC3 | CNPDC2 | CNPDC1 | CNPDC0 | 0000 |
| ANSELC | 0E2E | | - | - | — | ANSC11 | _ | | _ | — | — | _ | | _ | ANSC2 | ANSC1 | ANSC0 | 0807 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.4.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre-modified and post-modified Effective Addresses (EA). The upper half of the base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Read Page register (DSRPAG) or the 9-bit Write Page register (DSWPAG), to form an Extended Data Space (EDS) address or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.

Construction of the EDS address is shown in Example 4-1. When DSRPAG<9> = 0 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly, when base address bit, EA<15> = 1, DSWPAG<8:0> are concatenated onto EA<14:0> to form the 24-bit EDS write address.





FIGURE 7-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X INTERRUPT VECTOR TABLE



| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
|-----------------|---|--|------------------------------|-------------------|------------------|-----------------|---------|
| — | — | — | — | ILR3 | ILR2 | ILR1 | ILR0 |
| bit 15 | · | | | | | • | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| VECNUM7 | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUM0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, read | as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-12 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 11-8 | ILR<3:0>: Ne | w CPU Interru | pt Priority Lev | el bits | | | |
| | 1111 = CPU | Interrupt Priori | y Level is 15 | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 0001 = CPU 0000 = CPU | Interrupt Priorif Interrupt Priorif | y Level is 1 y Level is 0 | | | | |
| bit 7-0 | VECNUM<7:0 | D>: Vector Nun | - nber of Pendin | g Interrupt bits | | | |
| | 11111111 = 2 | 255, Reserved | ; do not use | 0 | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 00001001 = | 9, IC1 – Input (| Capture 1 | | | | |
| | 00001000 = | 8, INT0 – Exte | rnal Interrupt (|) | | | |
| | 00000111 = 00000110 = 00000110 = 00000110 = 00000110 = 00000100000000 | 7, Reserved; d | o not use | | | | |
| | 00000101 = 00000101 = 000000101 = 00000000 | 5. DMAC error | trap | | | | |
| | 00000100 = | 4, Math error tr | ap | | | | |
| | 00000011 = | 3, Stack error t | rap | | | | |
| | 00000010 = 2 | 2, Generic har | d trap | | | | |
| | 00000001 = | 1, Address erro | or trap | | | | |
| | 0000000000 | o, Oscillator la | nuap | | | | |

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

| R/S-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|----------------------|---|------------------|---------------------------|------------------|------------------|-----------------|---------|
| FORCE ⁽¹⁾ | — | — | _ | _ | — | — | — |
| bit 15 | | · | | | · | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IRQSEL7 | IRQSEL6 | IRQSEL5 | IRQSEL4 | IRQSEL3 | IRQSEL2 | IRQSEL1 | IRQSEL0 |
| bit 7 | | • | | | · | | bit 0 |
| | | | | | | | |
| Legend: | | S = Settable b | oit | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | Iown |
| | | | | | | | |
| bit 15 | FORCE: Forc | e DMA Transfe | er bit ⁽¹⁾ | | | | |
| | 1 = Forces a | single DMA tra | insfer (Manua | l mode) | | | |
| | 0 = Automati | c DMA transfer | initiation by D | MA request | | | |
| bit 14-8 | Unimplemen | ted: Read as ' | י) | | | | |
| bit 7-0 | IRQSEL<7:0> | -: DMA Periphe | eral IRQ Numl | ber Select bits | | | |
| | 01000110 = | ECAN1 – TX D | ata Request ⁽² | 2) | | | |
| | 00100110 = | IC4 – Input Caj | oture 4 | | | | |
| | 00100101 = | IC3 – Input Ca | oture 3 | | | | |
| | 00100010 = | ECAN1 – RX D | ata Ready ⁽²⁾ | | | | |
| | 00100001 = 3 | SPIZ Transfer I | Jone NDT2 Transmi | ittor | | | |
| | 00011111 = | UART2RX - U | ART2 Receive | ar | | | |
| | 0001110 = 00011100 = 00011100 = 0000111000 = 00000000 | TMR5 – Timer | 5 | | | | |
| | 00011011 = | TMR4 – Timer4 | 1 | | | | |
| | 00011010 = | OC4 – Output | Compare 4 | | | | |
| | 00011001 = | OC3 – Output (| Compare 3 | | | | |
| | 00001101 = | ADC1 – ADC1 | Convert done | • | | | |
| | 00001100 = | UART1TX – U/ | ART1 Transm | itter | | | |
| | 00001011 = | UART1RX – U | ART1 Receive | er | | | |
| | 00001010 = | SPI1 – Transfe | r Done | | | | |
| | 00001000 = | TMR3 – Timera | 3 | | | | |
| | 00000111 = | 100RZ - 100RZ | <u>Compore 2</u> | | | | |
| | 00000110 = 0 | IC2 – Duipui V | oture 2 | | | | |
| | 00000101 = 0 | OC1 = Outout 0 | Compare 1 | | | | |
| | 00000001 = | IC1 – Input Ca | oture 1 | | | | |
| | 00000000 = | INT0 – Externa | I Interrupt 0 | | | | |

REGISTER 8-2: DMAXREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
 - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|-------|------------------|-------|------------------|------------------|-----------------|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | STB< | 23:16> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | nown |

REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
| | | | STE | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | ST | 3<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimpler | mented bit, rea | id as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |

bit 15-0 **STB<15:0>:** Secondary Start Address bits (source or destination)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|-----|-----|-------|-------|-------|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
| — | — | — | _ | PPST3 | PPST2 | PPST1 | PPST0 |
| bit 7 | | | | | | | bit 0 |

REGISTER 8-14: DMAPPS: DMA PING-PONG STATUS REGISTER

| Legend: | | | | |
|--------------|----------|---------------------------|-----------------------|--------------------|
| R = Readal | ole bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value a | at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | | |
| bit 15-4 | Unimple | mented: Read as '0' | | |
| bit 3 | PPST3: [| MA Channel 3 Ping-Pong | Mode Status Flag bit | |
| | 1 = DMA | STB3 register is selected | | |
| | 0 = DMA | STA3 register is selected | | |
| bit 2 | PPST2: [| MA Channel 2 Ping-Pong | Mode Status Flag bit | |
| | 1 = DMA | STB2 register is selected | | |
| | 0 = DMA | STA2 register is selected | | |
| bit 1 | PPST1: [| MA Channel 1 Ping-Pong | Mode Status Flag bit | |
| | | | | |

- 1 = DMASTB1 register is selected0 = DMASTA1 register is selected
- bit 0 PPST0: DMA Channel 0 Ping-Pong Mode Status Flag bit
 - 1 = DMASTB0 register is selected
 - 0 = DMASTA0 register is selected

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit⁽³⁾
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to selection specified by the NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **"Oscillator"** (DS70580) in the *"dsPIC33/ PIC24 Family Reference Manual"* (available from the Microchip web site) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------------|-----|-------|-------|-------|-------|-------|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| I a manuali | | | | | | | |

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **TUN<5:0>:** FRC Oscillator Tuning bits 011111 = Maximum frequency deviation of 1.453% (7.477 MHz) 011110 = Center frequency + 1.406% (7.474 MHz) •••• 000001 = Center frequency + 0.047% (7.373 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency - 0.047% (7.367 MHz) ••• 100001 = Center frequency - 1.453% (7.263 MHz) 100000 = Minimum frequency deviation of -1.5% (7.259 MHz)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---------|----------|-------|-------|-----------|-------|-------|-------|
| — | — | — | _ | — | — | — | — |
| bit 15 | | | | · | - | | bit 8 |
| | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | | SS2R<6:0> | | | |
| bit 7 | <u>.</u> | | | | | | bit 0 |
| | | | | | | | |
| Logondi | | | | | | | |

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-7 | Unimplemented: Read as '0' |
|----------|---|
| bit 6-0 | SS2R<6:0>: Assign SPI2 Slave Select (SS2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) |
| | 1111001 = Input tied to RPI121 |
| | • |
| | |
| | 0000001 = Input tied to CMP1 0000000 = Input tied to Vss |
| | |

REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26 (dsPIC33EPXXXGP/MC50X DEVICES ONLY)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
|--------|------------|-------|-------|-------|-------|-------|-------|--|--|
| — | — | — | _ | — | — | — | — | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| — | C1RXR<6:0> | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 15-7 | Unimplemented: Read as '0' | | | | |
|----------|---|--|--|--|--|
| bit 6-0 | C1RXR<6:0>: Assign CAN1 RX Input (CRX1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) | | | | |
| | 1111001 = Input tied to RPI121 | | | | |
| | • | | | | |
| | | | | | |
| | 0000001 = Input tied to CMP1 0000000 = Input tied to Vss | | | | |

| · | | | | | | | |
|-----------------|-------------------------------|--------------------------------------|----------------------------|--------------------------------|----------------------|-----------------|--------|
| R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| PENH | PENL | POLH | POLL | PMOD1 ⁽¹⁾ | PMOD0 ⁽¹⁾ | OVRENH | OVRENL |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| OVRDAT1 | OVRDAT0 | FLTDAT1 | FLTDAT0 | CLDAT1 | CLDAT0 | SWAP | OSYNC |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplei | mented bit, read | l as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15 | PENH: PWM | (H Output Pin (| Ownership bit | | | | |
| | 1 = PWMx mc | dule controls I | PWMxH pin WMx⊟ pin | | | | |
| hit 11 | | | | | | | |
| DIL 14 | 1 = DM/Mx mc | a Output Pin C | | | | | |
| | 1 = PWWX IIIC 0 = GPIO mod | dule controls P | WMxL pin | | | | |
| hit 13 | | H Output Pin I | Polarity bit | | | | |
| | 1 = PWMxH r | in is active-low | / | | | | |
| | 0 = PWMxH p | oin is active-hig | h | | | | |
| bit 12 | POLL: PWMx | L Output Pin F | olarity bit | | | | |
| | 1 = PWMxL p | in is active-low | , | | | | |
| | 0 = PWMxL p | in is active-hig | h | | | | |
| bit 11-10 | PMOD<1:0>: | PWMx # I/O P | in Mode bits ⁽¹ |) | | | |
| | 11 = Reserve | d; do not use | | | | | |
| | 10 = PWMx I/ | O pin pair is in | the Push-Pul | I Output mode | | | |
| | 01 = PWWx I/ 00 = PWMx I/ | O pin pair is in O pin pair is in | the Complem | nt Output mod entary Output | mode | | |
| hit 9 | OVRENH: Ov | erride Enable i | for PWMxH P | in bit | mouo | | |
| bit o | 1 = OVRDAT | <1> controls or | itput on PWM | xH nin | | | |
| | 0 = PWMx ge | nerator control | s PWMxH pin | | | | |
| bit 8 | OVRENL: Ov | erride Enable f | or PWMxL Pi | n bit | | | |
| | 1 = OVRDAT | <0> controls ou | Itput on PWM | xL pin | | | |
| | 0 = PWMx ge | nerator control | s PWMxL pin | | | | |
| bit 7-6 | OVRDAT<1:0 | >: Data for PW | /MxH, PWMxl | L Pins if Overr | ide is Enabled b | its | |
| | If OVERENH | = 1, PWMxH is | s driven to the | state specifie | d by OVRDAT< | 1>. | |
| | If OVERENL : | = 1, PWMxL is | driven to the | state specified | l by OVRDAT<0 | >. | |
| bit 5-4 | FLTDAT<1:0> | Data for PW | MxH and PWI | MxL Pins if FL | TMOD is Enable | ed bits | |
| | If Fault is activ | ve, PWMxH is | driven to the s | state specified | by FLTDAT<1> | | |
| hit 2 0 | | VE, FVVIVIXL IS (| | | UY FLIDAISUS. | hita | |
| DIL 3-2 | LUAI <1:0> | is active DIM | | IXL PILIS IT ULN | | | |
| | If current-limit | is active. PWN | /IxL is driven t | the state sp | ecified by CLDA | T<0>. | |
| | | | | | | | |
| Note 1: The | ese bits should i | not be changed | d after the PW | Mx module is | enabled (PTEN | = 1). | |

REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

REGISTER 16-13: IOCONX: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit
 1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
 0 = PWMxH and PWMxL pins are mapped to their respective pins
 bit 0 OSYNC: Output Override Synchronization bit
 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWMx period boundary
 - 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary
- Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

25.1.2 OP AMP CONFIGURATION B

Figure 25-7 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADC input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 30-53 in **Section 30.0 "Electrical Characteristics"** for the typical value of RINT1. Table 30-60 and Table 30-61 in **Section 30.0 "Electrical Characteristics"** describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration.

Figure 25-7 also defines the equation to be used to calculate the expected voltage at point VOAxOUT. This is the typical inverting amplifier equation.

25.2 Op Amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the product page using the link above, enter this URL in your browser: |
|-------|--|
| | http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464 |

25.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools



FIGURE 25-7: OP AMP CONFIGURATION B

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles ⁽²⁾ | Status Flags Affected |
|--------------------|----------------------|------------------------|-----------------|--|---------------|-------------------------------|--------------------------|
| 1 | ADD | ADD Acc ⁽¹⁾ | | Add Accumulators | 1 | 1 | OA,OB,SA,SB |
| | | ADD | f | f = f + WREG | 1 | 1 | C,DC,N,OV,Z |
| | | ADD f, WREG | | WREG = f + WREG | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | #lit10,Wn | Wd = lit10 + Wd | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | Wb,Ws,Wd | Wd = Wb + Ws | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | Wb,#lit5,Wd | Wd = Wb + lit5 | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | Wso,#Slit4,Acc | 16-bit Signed Add to Accumulator | 1 | 1 | OA,OB,SA,SB |
| 2 | ADDC | ADDC | f | f = f + WREG + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | f,WREG | WREG = f + WREG + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | #lit10,Wn | Wd = lit10 + Wd + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | Wb,Ws,Wd | Wd = Wb + Ws + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | Wb,#lit5,Wd | Wd = Wb + lit5 + (C) | 1 | 1 | C,DC,N,OV,Z |
| 3 | AND | AND | f | f = f .AND. WREG | 1 | 1 | N,Z |
| | | AND | f,WREG | WREG = f .AND. WREG | 1 | 1 | N,Z |
| | | AND | #lit10,Wn | Wd = lit10 .AND. Wd | 1 | 1 | N,Z |
| | | AND | Wb,Ws,Wd | Wd = Wb .AND. Ws | 1 | 1 | N,Z |
| | | AND | Wb,#lit5,Wd | Wd = Wb .AND. lit5 | 1 | 1 | N,Z |
| 4 | ASR | ASR | f | f = Arithmetic Right Shift f | 1 | 1 | C,N,OV,Z |
| | | ASR | f,WREG | WREG = Arithmetic Right Shift f | 1 | 1 | C,N,OV,Z |
| | | ASR | Ws,Wd | Wd = Arithmetic Right Shift Ws | 1 | 1 | C,N,OV,Z |
| | | ASR | Wb,Wns,Wnd | Wnd = Arithmetic Right Shift Wb by Wns | 1 | 1 | N,Z |
| | | ASR | Wb,#lit5,Wnd | Wnd = Arithmetic Right Shift Wb by lit5 | 1 | 1 | N,Z |
| 5 | BCLR | BCLR | f,#bit4 | Bit Clear f | 1 | 1 | None |
| | | BCLR | Ws,#bit4 | Bit Clear Ws | 1 | 1 | None |
| 6 | BRA | BRA | C,Expr | Branch if Carry | 1 | 1 (4) | None |
| | | BRA | GE, Expr | Branch if greater than or equal | 1 | 1 (4) | None |
| | | BRA | GEU, Expr | Branch if unsigned greater than or equal | 1 | 1 (4) | None |
| | | BRA | GT, Expr | Branch if greater than | 1 | 1 (4) | None |
| | | BRA | GTU, Expr | Branch if unsigned greater than | 1 | 1 (4) | None |
| | | BRA | LE, Expr | Branch if less than or equal | 1 | 1 (4) | None |
| | | BRA | LEU, Expr | Branch if unsigned less than or equal | 1 | 1 (4) | None |
| | | BRA | LT,Expr | Branch if less than | 1 | 1 (4) | None |
| | | BRA | LTU, Expr | Branch if unsigned less than | 1 | 1 (4) | None |
| | | BRA | N,Expr | Branch if Negative | 1 | 1 (4) | None |
| | | BRA | NC, Expr | Branch if Not Carry | 1 | 1 (4) | None |
| | | BRA | NN, Expr | Branch if Not Negative | 1 | 1 (4) | None |
| | | BRA | NOV, Expr | Branch if Not Overflow | 1 | 1 (4) | None |
| | | BRA | NZ,Expr | Branch if Not Zero | 1 | 1 (4) | None |
| | | BRA | OA, Expr(1) | Branch if Accumulator A overflow | 1 | 1 (4) | None |
| | | BRA | OB, Expr(1) | Branch if Accumulator B overflow | 1 | 1 (4) | None |
| | | BRA | OV, Expr(1) | Branch if Overflow | 1 | 1 (4) | None |
| | | BRA | SA, Expr(1) | Branch if Accumulator A saturated | 1 | 1 (4) | None |
| | | BRA | SB, Expr(1) | Branch if Accumulator B saturated | 1 | 1 (4) | None |
| | BRA Expr | | Expr | Branch Unconditionally | 1 | 4 | None |
| | | BRA | Z,Expr | Branch if Zero | 1 | 1 (4) | None |
| L | | BRA | Wn | Computed Branch | 1 | 4 | None |
| 7 | BSET | BSET | f,#bit4 | Bit Set f | 1 | 1 | None |
| | | BSET | Ws,#bit4 | Bit Set Ws | 1 | 1 | None |
| 8 | BSW | BSW.C | Ws,Wb | Write C bit to Ws <wb></wb> | 1 | 1 | None |
| | | BSW.Z | Ws,Wb | Write Z bit to Ws <wb></wb> | 1 | 1 | None |

TABLE 28-2: INSTRUCTION SET OVERVIEW

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $40^{\circ}C \le TA \le +125^{\circ}C$ for Extended | | | | | |
|--------------------|-----------|--|---|---------------------|------|-------|---|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions | |
| SY00 | Τρυ | Power-up Period | — | 400 | 600 | μS | | |
| SY10 | Tost | Oscillator Start-up Time | _ | 1024 Tosc | | | Tosc = OSC1 period | |
| SY12 | Twdt | Watchdog Timer Time-out Period | 0.81 | 0.98 | 1.22 | ms | WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C | |
| | | | 3.26 | 3.91 | 4.88 | ms | WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C | |
| SY13 | Tioz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | 0.68 | 0.72 | 1.2 | μS | | |
| SY20 | TMCLR | MCLR Pulse Width (low) | 2 | — | _ | μS | | |
| SY30 | TBOR | BOR Pulse Width (low) | 1 | _ | — | μS | | |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay | — | 500 | 900 | μS | -40°C to +85°C | |
| SY36 | TVREG | Voltage Regulator Standby-to-Active mode Transition Time | — | _ | 30 | μS | | |
| SY37 | Toscdfrc | FRC Oscillator Start-up Delay | 46 | 48 | 54 | μS | | |
| SY38 | TOSCDLPRC | LPRC Oscillator Start-up Delay | — | _ | 70 | μS | | |

TABLE 30-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

| | 30-37. | | | | | | |
|--------------------|--------|--|---|---------|-----------------------------------|----------|---|
| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | |
| Param No. | Symbol | Characteristic | Min. | Тур. | Max. | Units | Conditions |
| | | | Devi | ce Sup | ply | | |
| AD01 | AVDD | Module VDD Supply | Greater of: VDD – 0.3 or 3.0 | — | Lesser of: VDD + 0.3 or 3.6 | V | |
| AD02 | AVss | Module Vss Supply | Vss – 0.3 | _ | Vss + 0.3 | V | |
| | | · | Refer | ence In | puts | | |
| AD05 | Vrefh | Reference Voltage High | AVss + 2.5 | — | AVdd | V | VREFH = VREF+ VREFL = VREF- (Note 1) |
| AD05a | | | 3.0 | — | 3.6 | V | VREFH = AVDD VREFL = AVSS = 0 |
| AD06 | VREFL | Reference Voltage Low | AVss | _ | AVDD – 2.5 | V | (Note 1) |
| AD06a | - | | 0 | — | 0 | V | VREFH = AVDD VREFL = AVSS = 0 |
| AD07 | Vref | Absolute Reference Voltage | 2.5 | — | 3.6 | V | VREF = VREFH - VREFL |
| AD08 | IREF | Current Drain | _ | _ | 10 600 | μΑ μΑ | ADC off ADC on |
| AD09 | IAD | Operating Current ⁽²⁾ | — | 5 | — | mA | ADC operating in 10-bit mode (Note 1) |
| | | | — | 2 | — | mA | ADC operating in 12-bit mode (Note 1) |
| | | | Ana | log Inp | out | • | |
| AD12 | Vinh | Input Voltage Range Vinн | VINL | _ | Vrefh | V | This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input |
| AD13 | VINL | Input Voltage Range VINL | VREFL | | AVss + 1V | V | This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input |
| AD17 | Rin | Recommended Impedance of Analog Voltage Source | _ | | 200 | Ω | Impedance to achieve maximum performance of ADC |

TABLE 30-57: ADC MODULE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

| AC CHAF | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +150°C | | | | | | | | | | | |
|--|--|---------------------------|--------------|-----|-----|-------|--|--|--|--|--|--|
| Param No. | Symbol | Characteristic | Min | Тур | Max | Units | Conditions | | | | | |
| ADC Accuracy (12-Bit Mode) ⁽¹⁾ | | | | | | | | | | | | |
| HAD20a | Nr | Resolution ⁽³⁾ | 12 Data Bits | | | bits | | | | | | |
| HAD21a | INL | Integral Nonlinearity | -5.5 | _ | 5.5 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| HAD22a | DNL | Differential Nonlinearity | -1 | — | 1 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| HAD23a | Gerr | Gain Error | -10 | _ | 10 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| HAD24a | EOFF | Offset Error | -5 | — | 5 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| Dynamic Performance (12-Bit Mode) ⁽²⁾ | | | | | | | | | | | | |
| HAD33a | FNYQ | Input Signal Bandwidth | _ | _ | 200 | kHz | | | | | | |

TABLE 31-12: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 31-13: ADC MODULE SPECIFICATIONS (10-BIT MODE)

| AC CHAF | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ | | | | | | | | | | | |
|--|---|---------------------------|--------------|-----|------|-------|--|--|--|--|--|--|
| Param No. | Symbol | Characteristic | Min | Тур | Max | Units | Conditions | | | | | |
| ADC Accuracy (10-Bit Mode) ⁽¹⁾ | | | | | | | | | | | | |
| HAD20b | Nr | Resolution ⁽³⁾ | 10 Data Bits | | | bits | | | | | | |
| HAD21b | INL | Integral Nonlinearity | -1.5 | _ | 1.5 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| HAD22b | DNL | Differential Nonlinearity | -0.25 | — | 0.25 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| HAD23b | Gerr | Gain Error | -2.5 | _ | 2.5 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| HAD24b | EOFF | Offset Error | -1.25 | _ | 1.25 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V | | | | | |
| Dynamic Performance (10-Bit Mode) ⁽²⁾ | | | | | | | | | | | | |
| HAD33b | Fnyq | Input Signal Bandwidth | | _ | 400 | kHz | | | | | | |

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.