

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128mc204-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X






FIGURE 3-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X CPU BLOCK DIAGRAM







dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
		<u> </u>	_	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3	PWCOL3: DI	MA Channel 3 F	Peripheral Wi	rite Collision Fla	ag bit		
		lision is detecte					
		collision is dete					
bit 2			•	rite Collision Fla	ag bit		
		lision is detecte collision is dete					
bit 1				rite Collision Fla	a hit		
DILI		lision is detecte	•				
		collision is dete					
bit 0	PWCOL0: DI	MA Channel 0 F	Peripheral Wi	rite Collision Fla	ag bit		
		lision is detecte	•	-	č		
	0 = No write	collision is dete	ected				

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER


9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (DS70580) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM




2: The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used with a doze ratio of 1:2 or lower.

11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-17). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices support virtual (internal) connections to the output of the op amp/ comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module"), and the PTG module (see Section 24.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support virtual connections to the filtered QEI module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)".

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEI module allows peripherals to be connected to the QEI digital filter input. To utilize this filter, the QEI module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEI digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43 OF THE dsPIC33EPXXXMC206 DEVICE

RPINR15 = 0x2500;	/* Connect the QEI1 HOME1 input to RP37 (pin 43) */
RPINR7 = 0x009;	/* Connect the IC1 input to the digital filter on the FHOME1 input */
QEI1IOC = 0x4000;	/* Enable the QEI digital filter */
QEI1CON = 0x8000;	/* Enable the QEI module */

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC4R<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC3R<6:0>			
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable I	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	0000001 =	nput tied to RPI nput tied to CMI nput tied to Vss	⊃1				
bit 7	Unimpleme	nted: Read as 'o)'				
bit 6-0	(see Table 1	Assign Input Ca 1-2 for input pin nput tied to RPI	selection nun		onding RPn Pi	n bits	

REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				SYNCI1R<6:03	>			
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_			—			<u> </u>	_	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimplemer	nted: Read as '	0'					
bit 15 bit 14-8	SYNCI1R<6:		M Synchroniz	zation Input 1 to nbers)	the Correspon	ding RPn Pin b	its	
	SYNCI1R<6: (see Table 11	0>: Assign PW	M Synchroniz selection nur		the Correspon	ding RPn Pin b	its	
	SYNCI1R<6: (see Table 11	• 0>: Assign PWI I-2 for input pin	M Synchroniz selection nur		the Correspon	ding RPn Pin b	its	
	SYNCI1R<6: (see Table 11	• 0>: Assign PWI I-2 for input pin	M Synchroniz selection nur		the Correspon	ding RPn Pin b	its	
	SYNCI1R<6: (see Table 11 1111001 = I	• 0>: Assign PWI I-2 for input pin	M Synchroniz selection nur 121 P1		the Correspon	ding RPn Pin b	its	

REGISTE	R 16-7: PWMC	CONX: PWMX (CONTROL R	EGISTER			
HS/HC-	0 HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT	-(1) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15	·	•		÷			bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1		DTCP ⁽³⁾	0-0	MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7	DICO	DICE	_	INT DO	CAIM	AFRES'	bit
							<u> </u>
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit		
R = Reada	able bit	W = Writable bi	t	U = Unimple	mented bit, rea	ıd as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	ELTSTAT: ES	ult Interrupt Statu	is hit(1)				
DIL 15		rrupt is pending					
		interrupt is pendi	ng				
		ared by setting F					
bit 14		rent-Limit Interru	•				
		mit interrupt is pe					
		nt-limit interrupt is ared by setting C					
bit 13		igger Interrupt S					
		terrupt is pendin					
		r interrupt is pen					
		ared by setting T					
bit 12		t Interrupt Enable	e bit				
		rrupt is enabled rrupt is disabled	and the FLTS	TAT bit is clear	ed		
bit 11		ent-Limit Interrup			cu .		
		mit interrupt is er					
		mit interrupt is di		e CLSTAT bit is	s cleared		
bit 10	TRGIEN: Trig	ger Interrupt En	able bit				
		event generates			T hit is cleared		
bit 9		vent interrupts ar dent Time Base I			i bit is cleared		
DIL 9		register provides		riad for this PM	VM generator		
		egister provides f	•		•		
bit 8		er Duty Cycle Re					
		ister provides du jister provides du				r	
Note 1:	Software must clea				-		t controller
Note 1. 2:	These bits should	-		-	-	the interrup	
3:	DTC<1:0> = 11 fo	-		-	-		
4:	The Independent T CAM bit is ignored	Time Base (ITB =		•		igned mode. If	TTB = 0, the
5:	To operate in Exter		t mode, the IT	B bit must be '	1' and the CLM	10D bit in the I	FCLCONx

REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL ⁽²⁾	CLMOD			
bit 15			•				bit 8			
	D 4 4	D 0.01 4	D 444		DAMA	DAMA	DAMO			
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0 FLTPOL ⁽²⁾	R/W-0	R/W-0			
FLTSRC4 bit 7	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLIPOL-	FLTMOD1	FLTMOD0 bit			
							DI			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-10	CLSRC<4:0>	Current-Limit	Control Signa	al Source Seleo	ct for PWM Ger	nerator # bits				
	CLSRC<4:0>: Current-Limit Control Signal Source Select for PWM Generator # bits 11111 = Fault 32									
	11110 = Res	erved								
	•									
	•									
	01100 = Res	erved								
	01001 = Comparator 4									
		Amp/Comparat	or 3							
	•	Amp/Comparat								
		Amp/Comparat								
	00111 = Res									
	00110 = Res	erved								
	00101 = Res	erved								
	00100 = Res	erved								
	00011 = Fault 4									
	00010 = Fault 3									
	00001 = Fault 2									
	00000 = Fau	(<i>)</i>			~					
bit 9	CLPOL: Current-Limit Polarity for PWM Generator # bit ⁽²⁾									
		cted current-lim								
	0 = The selec	cted current-lim	it source is ac	tive-high						
bit 8	CLMOD: Cur	rent-Limit Mode	e Enable for P	WM Generator	r # bit					
		imit mode is er imit mode is di								
	ne PWMLOCK			<6>) is a '1', th	e IOCONx regi	ster can only be	e written aftei			
the	unlock sequen	ce has been ex	ecuted.							

REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

2: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

17.2 QEI Control Registers

	REGISTER 17-1:	QEI1CON: QEI1 CONTROL REGISTER
--	----------------	--------------------------------

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7									
bit 15 bit 2 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 - intdividue W= Writable bit U = Unimplemented bit, read as '0' bit 15 GEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 13 GEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD-2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 100 = Modulo Count mode for position counter 100 = Next index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event initializes position counter with contents of QEI1IC register 100 = Index input event dees not affect position coun	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 0 Dit 7 Dit 7 Dit 7 Dit 7 Dit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' Dit 7 en value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to Dit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode Di Continues module operation on In Idle mode Dit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 100 = Modulo Count mode for position counter 101 = Resets the position counter 101 = Resets the position counter with contents of QEI1IC register 101 = Resets the position counter when the position counter with contents of QEI1IC register 000 = Index input e	QEIEN	_	QEISIDL	PIMOD2 ⁽¹⁾	PIMOD1 ⁽¹⁾	PIMOD0 ⁽¹⁾	IMV1 ⁽²⁾	IMV0 ⁽²⁾	
- INTDIV2 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 10 = Next index input event free home event initializes position counter with contents of QEI1IC register 00 = Index input event does not affect position counter 11 = Resets the position counter 110 = Next index input event me position counter 111 C register 10 = Next index input event me count instina	bit 15							bit 8	
- INTDIV2 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 10 = Next index input event free home event initializes position counter with contents of QEI1IC register 00 = Index input event does not affect position counter 11 = Resets the position counter 110 = Next index input event me position counter 111 C register 10 = Next index input event me count instina									
bit 7 bit 0 Legend: W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' 0 = Continues module operation when device enters Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD-2:0-: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Resets the position counter 101 = Resets the position counter when the position counter with contents of QEI1IC register 101 = Nexet input event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter 011 = Every index input event resets the position counter 012 = Nease B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 <t< td=""><td>U-0</td><td></td><td></td><td></td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td></t<>	U-0				R/W-0	R/W-0	R/W-0	R/W-0	
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to 0 bit 14 Unimplemented: Read as '0' 0 bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 11 = Reserved 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 101 = First index vent after home event initializes position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 010 = Next index input event does not affect position counter 001 = Every index input event after home event initializes position counter with contents of QEI1IC register		INTDIV2 ⁽³⁾	INTDIV1 ⁽³⁾	INTDIV0 ⁽³⁾	CNTPOL	GATEN	CCM1		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is cleared x = Bit is unknown bit 15 QEISIDL: QEI Stop in Idle Mode bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' East as '0' East as '0' East as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter 101 = Reserved III = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes position counter with contents of QEI1IC register 102 = Mext index input event does not affect position counter 01 = Phase	bit 7							bit 0	
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is cleared x = Bit is unknown bit 15 QEISIDL: QEI Stop in Idle Mode bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' East as '0' East as '0' East as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter 101 = Reserved III = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes position counter with contents of QEI1IC register 102 = Mext index input event does not affect position counter 01 = Phase	Logondy								
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is unknown bit 14 Unimplemented: Read as '0' 0' 0' Bit is cleared 0 = Continues module operation when device enters ldle mode 0 = Continues module operation in ldle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI11C register 100 = Second index event after home event initializes position counter with contents of QEI11C register 10 = Next index input event resets the position counter with contents of QEI11C register 101 = Every index input event resets the position counter 00 = Index input event does not affect position counter 001 = Every index input event genst bit ⁽²⁾ 1 = Phase B match occurs when QEB = 1 011 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEA = 1 015 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 015 = Phase A match occurs when QEA =		lo hit		hit	II – Unimplor	monted bit read	ac '0'		
bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 11 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter 001 = Nevery index input eve					•				
 1 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index Match Value for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	-n = value a	PUR	I = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	IOWN	
bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 100 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter 001 = Every index input event for position counter 001 = Index input event does not affect position counter 000 = Index input event does not affect position counter 001 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 0it 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 0it 7 Unimplemented: Read as '0'	bit 15	1 = Module co	ounters are ena	abled					
 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 10 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event operation when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 14	Unimplemen	ted: Read as '	0'					
 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 10 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event QEB = 1 0 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 13	QEISIDL: QE	I Stop in Idle M	lode bit					
 111 = Reserved 10 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter with contents of QEI1IC register 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 011 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 0 = Phase B match occurs when QEB = 0 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 0 = Phase A match occurs when QEA = 0 						dle mode			
 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 12-10	PIMOD<2:0>	: Position Cour	nter Initializatio	on Mode Selec	t bits ⁽¹⁾			
1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'		 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 010 = Every index input event resets the position counter 							
0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'	bit 9	IMV1: Index I	Match Value for	⁻ Phase B bit ⁽²)				
bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'									
1 = Phase A match occurs when QEA = 10 = Phase A match occurs when QEA = 0bit 7Unimplemented: Read as '0'					N				
0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'	bit 8				1				
bit 7 Unimplemented: Read as '0'									
	bit 7								
		-			inters onerate	as timers and th		> hits are	

Note 1: When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

FIGURE 22-1: CTMU BLOCK DIAGRAM



5: The switch connected to ADC CH0 is closed when IDISSEN (CTMUCON1<9>) = 1, and opened when IDISSEN = 0.

22.1 CTMU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

22.1.1 KEY RESOURCES

- "Charge Time Measurement Unit (CTMU)" (DS70661) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 0

CH123SA: Channel 1, 2, 3 Positive Input Select for Sample MUXA bit In 12-bit mode (AD21B = 1), CH123SA is Unimplemented and is Read as '0':

Value	ADC Channel						
value	CH1	CH2	CH3				
1 (2)	OA1/AN3	OA2/AN0	OA3/AN6				
0 (1,2)	OA2/AN0	AN1	AN2				

Note 1: AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.

2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#litl6,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws , Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAG	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAG	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None
		MOVPAG	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Prefetch and store accumulator	1	1	None
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd(1)	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd(1)	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 30.1 "DC					
	Characteristics".					

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15		In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	_	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



TABLE 30-23: TIME	1 EXTERNAL CLOCK TIMING REQUI	REMENTS ⁽¹⁾
-------------------	-------------------------------	------------------------

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charao	cteristic ⁽²⁾	Min.	Тур.	Max.	Units	Conditions
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TA15, N = prescaler value (1, 8, 64, 256)
			Asynchronous	35	_	—	ns	
TA11	ΤτχL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TA15, N = prescaler value (1, 8, 64, 256)
			Asynchronous	10	_	_	ns	
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	_	ns	N = prescale value (1, 8, 64, 256)
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC		50	kHz	
TA20	TCKEXTMRL	Delay from External T1CK Clock Edge to Timer Increment		0.75 Tcy + 40	—	1.75 Tcy + 40	ns	

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.






TABLE 30-34: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. Symbol Characteristic ⁽¹⁾			Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK2 Frequency	—	_	15	MHz	(Note 3)	
SP20	TscF	SCK2 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	-	_		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol TLO:SCL	Characteristic ⁽⁴⁾		Min. ⁽¹⁾	-40 Max.	Units	+125°C for Extended Conditions		
IM10		Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μS			
			400 kHz mode	TCY/2 (BRG + 2)		μ S			
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μs			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)		μS			
		Ū	400 kHz mode	Tcy/2 (BRG + 2)		μ S			
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS			
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾		100	ns	-		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾		300	ns	-		
IM25 TSU:DA	TSU:DAT	Data Input	100 kHz mode	250		ns			
		Setup Time	400 kHz mode	100		ns			
			1 MHz mode ⁽²⁾	40		ns	-		
IM26 TH	THD:DAT	Data Input	100 kHz mode	0		μS			
		Hold Time	400 kHz mode	0	0.9	μ S			
			1 MHz mode ⁽²⁾	0.2		μs	-		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 2)		μ S	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)		μS	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μs	condition		
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 2)		μ s	After this period, the		
			400 kHz mode	Tcy/2 (BRG +2)		μS	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	_	μS			
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	_	μS			
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	_	μS			
		Hold Time	400 kHz mode	TCY/2 (BRG + 2)	_	μS			
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	_	μS			
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns			
		From Clock	400 kHz mode	—	1000	ns			
			1 MHz mode ⁽²⁾	—	400	ns			
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be		
			400 kHz mode	1.3	_	μ s	free before a new		
			1 MHz mode ⁽²⁾	0.5		μ s	transmission can star		
IM50	Св	Bus Capacitive L		_	400	pF			
IM51	TPGD	Pulse Gobbler De	-	65	390	ns	(Note 3)		

TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the l²C[™] Baud Rate Generator. Refer to "Inter-Integrated Circuit (l²C[™])" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized, but not tested in manufacturing.






FIGURE 30-38: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SSRCG = 0, SAMC<4:0> = 00010)



DS70000657H-page 464

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units					
Dimension	Dimension Limits					
Number of Pins	Ν		28			
Pitch	е		0.65 BSC			
Overall Height	А	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Width	Е	6.00 BSC				
Exposed Pad Width	E2	3.65 3.70 4.70				
Overall Length	D	6.00 BSC				
Exposed Pad Length	D2	3.65	3.70	4.70		
Terminal Width	b	0.23	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed Pad	К	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 $\label{eq:REF:Reference} \ensuremath{\mathsf{REF:}} \ensuremath{\mathsf{Reference}}\xspace \ensuremath{\mathsf{Dimension}}, \ensuremath{\mathsf{usually}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace, \ensuremath{\mathsf{for}}\xspace \ensuremath{\mathsf{oterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{rescale}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{$

Microchip Technology Drawing C04-124C Sheet 2 of 2