

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep128mc204-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

#### 3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

### 3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

## 3.9 DSP Engine (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).


The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- · Signed, unsigned or mixed-sign DSP multiply (US)
- · Conventional or convergent rounding (RND)
- · Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

	SUMMARY	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

TABLE 3-2: DSP INSTRUCTIONS SUMMARY



# FIGURE 4-9: DATA MEMORY MAP FOR dsPIC33EP128MC20X/50X AND dsPIC33EP128GP50X DEVICES

# 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The DMA Controller transfers data between Peripheral Data registers and Data Space SRAM


In addition, DMA can access the entire data memory space. The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU stalls.

The DMA Controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA Controller include:

- ECAN<sup>™</sup>
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare

Refer to Table 8-1 for a complete list of supported peripherals.

## FIGURE 8-1: DMA CONTROLLER MODULE



## 9.1 CPU Clocking System

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- · FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.


# EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = Fosc/2

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FPLLO). In clock modes S1 and S3, when the PLL output is selected, FOSC = FPLLO.

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FVCO).



#### EQUATION 9-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2) \times 2(PLLPOST + 1)}\right)$$

Where:

N1 = PLLPRE + 2 $N2 = 2 \times (PLLPOST + 1)$ 

M = PLLDIV + 2

### EQUATION 9-3: Fvco CALCULATION

$$Fvco = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2)}\right)$$

DS70000657H-page 154

#### © 2011-2013 Microchip Technology Inc.

# FIGURE 9-2: PLL BLOCK DIAGRAM

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Logondi							

#### REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **TUN<5:0>:** FRC Oscillator Tuning bits 011111 = Maximum frequency deviation of 1.453% (7.477 MHz) 011110 = Center frequency + 1.406% (7.474 MHz) •••• 000001 = Center frequency + 0.047% (7.373 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency - 0.047% (7.367 MHz) ••• 100001 = Center frequency - 1.453% (7.263 MHz) 100000 = Minimum frequency deviation of -1.5% (7.259 MHz)

## **10.0 POWER-SAVING FEATURES**

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	Sleep mode	
PWRSAV	#IDLE_MODE	;	Put	the	device	into	Idle mode	

## 10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0 "Oscillator Configuration"**.

## 10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

**Note:** SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

# 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70352) in the "dsPIC33/dsPIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices support four input capture channels.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 19 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter





U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	_	DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>				
bit 15		•		•	•	•	bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN <sup>(2)</sup>	CKP	MSTEN	SPRE2 <sup>(3)</sup>	SPRE1 <sup>(3)</sup>	SPRE0 <sup>(3)</sup>	PPRE1 <sup>(3)</sup>	PPRE0 <sup>(3)</sup>				
bit 7	CKF	WIGTEN	SFREZ 7	SFREI?	SFREU 7	FFREN	bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-13	Unimplemen	ted: Read as	0'								
bit 12			bit (SPIx Mas	-	()						
		1 = Internal SPIx clock is disabled, pin functions as I/O 0 = Internal SPIx clock is enabled									
oit 11											
		<b>DISSDO:</b> Disable SDOx Pin bit 1 = SDOx pin is not used by the module; pin functions as I/O									
	0 = SDOx pin is not used by the module										
bit 10	MODE16: Wo	MODE16: Word/Byte Communication Select bit									
	1 = Communication is word-wide (16 bits)										
	0 = Communication is byte-wide (8 bits)										
bit 9		ata Input Sam	ole Phase bit								
	Master mode	-	end of data o	utout time							
			middle of data								
	Slave mode:										
			SPIx is used i	n Slave mode.							
bit 8		lock Edge Sele									
	<ul> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (refer to bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (refer to bit 6)</li> </ul>										
bit 7						ve clock state (I					
		<b>SSEN:</b> Slave Select Enable bit (Slave mode) <sup>(2)</sup> 1 = SSx pin is used for Slave mode									
	0 = SSx pin is used for Slave mode 0 = SSx pin is not used by the module; pin is controlled by port function										
bit 6	CKP: Clock F	Polarity Select	bit								
			nigh level; activ ow level; active								
bit 5	MSTEN: Mas	ter Mode Enat	ole bit								
	1 = Master m 0 = Slave mo										
Note 1: T	he CKE bit is not	used in Frame	d SPI modes. I	Program this bi	it to '0' for Fram	ed SPI modes (	FRMEN = 1				
	his bit must be cl										
<b>0</b>											

## REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1

- **3:** Do not set both primary and secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—	—	_	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
_	<u> </u>	—	_		_	FRMDLY	SPIBEN			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable b	pit	U = Unimpler	nented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	ıknown			
bit 15	FRMEN: Fra	RMEN: Framed SPIx Support bit								
		SPIx support is e SPIx support is d		x pin is used as	Frame Sync	oulse input/outpu	it)			
bit 14	SPIFSD: Fra	me Sync Pulse [	Direction Co	ontrol bit						
		ync pulse input ( ync pulse output								
bit 13	FRMPOL: Fr	ame Sync Pulse	Polarity bit	t						
	1 = Frame Sync pulse is active-high									
		ync pulse is activ								
bit 12-2	-	nted: Read as '0								
bit 1		ame Sync Pulse	-							
		ync pulse coincio ync pulse preceo								
bit 0	SPIBEN: En	hanced Buffer Er	nable bit							
		d buffer is enable								
	0 = Enhance	d buffer is disabl	ed (Standa	rd mode)						

#### REGISTER 18-3: SPIXCON2: SPIX CONTROL REGISTER 2

	1	0-0	0-0	0-0	0-0	U-0
DMABS1	DMABS0		—	—	—	—
						bit 8
					DAMO	
0-0	0-0		1	-	-	R/W-0
—	—	FSA4	FSA3	FSA2	FSA1	FSA0
						bit 0
bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'	
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
110 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 000 = 4 buffers in RAM						
-						
Unimplemented: Read as '0' FSA<4:0>: FIFO Area Starts with Buffer bits 11111 = Read Buffer RB31 11110 = Read Buffer RB30 • • 00001 = TX/RX Buffer TRB1 00000 = TX/RX Buffer TRB0						
	DMABS<2:0 111 = Reserv 110 = 32 buff 101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe Unimplement FSA<4:0>: F 11111 = Rea	DMABS1       DMABS0         U-0       U-0         —       —         bit       W = Writable b         POR       '1' = Bit is set         DMABS<2:0>: DMA Buffer S         111 = Reserved         110 = 32 buffers in RAM         101 = 24 buffers in RAM         100 = 16 buffers in RAM         011 = 12 buffers in RAM         010 = 8 buffers in RAM         010 = 6 buffers in RAM         010 = 8 buffers in RAM         010 = 8 buffers in RAM         011 = 12 buffers in RAM         010 = 8 buffers in RAM         011 = 8 buffers in RAM         111 = Read Buffer RB31	DMABS1       DMABS0       —         U-0       U-0       R/W-0         —       —       FSA4         bit       W = Writable bit         POR       '1' = Bit is set         DMABS       2:0>: DMA Buffer Size bits         111 = Reserved         110 = 32 buffers in RAM         101 = 24 buffers in RAM         100 = 16 buffers in RAM         011 = 12 buffers in RAM         010 = 8 buffers in RAM         010 = 6 buffers in RAM         000 = 4 buffers in RAM         000 = 4 buffers in RAM         000 = 4 buffers in RAM         011 = 6 buffers in RAM         001 = 6 buffers in RAM         001 = 8 buffers in RAM         001 = 8 buffers in RAM         000 = 4 buffers in RAM         111 = Read Buffer RB31	DMABS1       DMABS0       —       —         U-0       U-0       R/W-0       R/W-0         —       —       FSA4       FSA3         bit       W = Writable bit       U = Unimplen         POR       '1' = Bit is set       '0' = Bit is clear         DMABS       -:       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       :0' = Bit is clear       :0' = Bit is clear         DMABS       : DMA Buffers in RAM       :0' = Bit is clear         100 = 16 buffers in RAM       :01 = 12 buffers in RAM       :01 = 8 buffers in RAM         001 = 6 buffers in RAM       :00 = 4 buffers in RAM       :00 = 4 buffers in RAM         000 = 4 buffers in RAM       :0' = FIFO Area Starts with Buffer bits       :1111 = Read Buffer RB31	DMABS1       DMABS0       — <th< td=""><td>DMABS1       DMABS0            U-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0           FSA4       FSA3       FSA2       FSA1         bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         DMABS       2:0&gt;: DMA Buffer Size bits         111 = Reserved       10 = 32 buffers in RAM       101 = 24 buffers in RAM         100 = 16 buffers in RAM       011 = 12 buffers in RAM       011 = 12 buffers in RAM         010 = 8 buffers in RAM       001 = 6 buffers in RAM       001 = 6 buffers in RAM         000 = 4 buffers in RAM       Unimplemented: Read as '0'       FSA         FSA       FSA       FSA       FSA         U111 = Read Buffer RB31       East with Buffer bits       1111 = Read Buffer RB31</td></th<>	DMABS1       DMABS0            U-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0           FSA4       FSA3       FSA2       FSA1         bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkn         DMABS       2:0>: DMA Buffer Size bits         111 = Reserved       10 = 32 buffers in RAM       101 = 24 buffers in RAM         100 = 16 buffers in RAM       011 = 12 buffers in RAM       011 = 12 buffers in RAM         010 = 8 buffers in RAM       001 = 6 buffers in RAM       001 = 6 buffers in RAM         000 = 4 buffers in RAM       Unimplemented: Read as '0'       FSA         FSA       FSA       FSA       FSA         U111 = Read Buffer RB31       East with Buffer bits       1111 = Read Buffer RB31

## REGISTER 21-4: CxFCTRL: ECANx FIFO CONTROL REGISTER

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

## REGISTER 21-13: CxBUFPNT2: ECANx FILTER 4-7 BUFFER POINTER REGISTER 2

R/W-0								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BF	°<3:0>			F6BF	P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BF	°<3:0>		F4BP<3:0>				
bit 7							bit 0	
Legend:								
R = Readable bi	t	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			

	1110 = Filter hits received in RX Buffer 14
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F6BP<3:0>: RX Buffer Mask for Filter 6 bits (same values as bits<15:12>)
bit 7-4	F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits<15:12>)
bit 3-0	F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits<15:12>)

#### REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F11BF	P<3:0>			F10B	SP<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F9BP<3:0>				F8B	P<3:0>		
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-12	1111 = Filter 1110 = Filter • • • •	RX Buffer Mar hits received ir hits received ir hits received ir hits received ir	n RX FIFO bu n RX Buffer 1 n RX Buffer 1	iffer 4				
bit 11-8	F10BP<3:0>	: RX Buffer Ma	sk for Filter 1	0 bits (same val	ues as bits<1	5:12>)		
bit 7-4	F9BP<3:0>:	RX Buffer Mas	k for Filter 9 b	oits (same value	s as bits<15:1	2>)		
bit 3-0	F8BP<3:0>:	RX Buffer Mas	k for Filter 8 k	oits (same value	s as bits<15:1	2>)		

© 2011-2013 Microchip Technology Inc.

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-20:	CxRXMnSID: ECANx ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER
	REGISTER (n = 0-2)

		-	-							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3			
bit 15							bit 8			
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x			
SID2	SID1	SID0	-	MIDE	_	EID17	EID16			
bit 7							bit C			
<u> </u>										
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15-5	SID<10:0>: S	Standard Identi	fier bits							
		bit, SIDx, in filte is a don't care i								
bit 4	Unimplemer	nted: Read as '	0'							
bit 3	MIDE: Identif	fier Receive Mo	de bit							
	0 = Matches		or extended a	d or extended ac address messag SID/EID))		•				
bit 2	Unimplemer	Unimplemented: Read as '0'								
bit 1-0	EID<17:16>:	Extended Iden	tifier bits							
		bit, EIDx, in fill is a don't care								

#### REGISTER 21-21: CxRXMnEID: ECANx ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER REGISTER (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15				·			bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7						•	bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Includes bit, EIDx, in filter comparison

0 = EIDx bit is a don't care in filter comparison

# **REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER**<sup>(1,2)</sup> (CONTINUED)

bit 4	OC1CS: Clock Source for OC1 bit
	<ul> <li>1 = Generates clock pulse when the broadcast command is executed</li> <li>0 = Does not generate clock pulse when the broadcast command is executed</li> </ul>
bit 3	OC4TSS: Trigger/Synchronization Source for OC4 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>
bit 2	OC3TSS: Trigger/Synchronization Source for OC3 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>
bit 1	OC2TSS: Trigger/Synchronization Source for OC2 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>
bit 0	OC1TSS: Trigger/Synchronization Source for OC1 bit
	<ul> <li>1 = Generates Trigger/Synchronization when the broadcast command is executed</li> <li>0 = Does not generate Trigger/Synchronization when the broadcast command is executed</li> </ul>

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
  - 2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

# REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGADD command.

## REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGL0<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGL0<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-0 PTGL0<15:0>: PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the  ${\tt PTGCTRL}$  Step command.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

## 28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F. The PIC24EP instruction set is almost identical to that of the PIC24F and PIC24H.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 28-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:


- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions



#### FIGURE 30-16: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

# TABLE 30-35:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions	
SP10	FscP	Maximum SCK2 Frequency	_	—	9	MHz	(Note 3)	
SP20	TscF	SCK2 Output Fall Time	—	—		ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30		—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30		_	ns		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI2 pins.

#### FIGURE 30-17: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS



# TABLE 30-36:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS


AC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP10	FscP	Maximum SCK2 Frequency		—	9	MHz	-40°C to +125°C (Note 3)
SP20	TscF	SCK2 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK2 Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—		ns	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI2 pins.





# TABLE 30-44:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions	
SP10	FscP	Maximum SCK1 Frequency	_	—	10	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK1 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	-	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI1 pins.

#### 33.2 Package Details

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimension	Dimension Limits			MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

## 44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-157C Sheet 1 of 2