

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|---------------------------|---|
| Product Status | Obsolete |
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 256KB (85.5K x 24) |
| rogram Memory Type | FLASH |
| EPROM Size | - |
| RAM Size | 16K x 16 |
| oltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 9x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep256gp204t-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







FIGURE 4-4: PROGRAM MEMORY MAP FOR dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X AND PIC24EP256GP/MC20X DEVICES



| ഗ |
|---------------|
| Ñ |
| 0 |
| Ō |
| ō |
| $\overline{}$ |
| ∺ |
| ŏ |
| ₹i |
| ~ |
| ㅗ |
| |
| 0 |
| а |
| 9 |
| Œ |
| ∞ |
| |

TABLE 4-16: QEI1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|--------|-------------------|----------|------------|--|----------|----------|-------------|--------|--------|----------|----------|--------|--------|--------|--------|---------------|
| QEI1CON | 01C0 | QEIEN | _ | QEISIDL | | PIMOD<2:0> IMV<1:0> — INTDIV<2:0> CNTPOL GATEN CCN | | | | | | CCM- | <1:0> | 0000 | | | | |
| QEI1IOC | 01C2 | QCAPEN | FLTREN | | QFDIV<2:0> | | OUTFN | NC<1:0> | SWPAB | HOMPOL | IDXPOL | QEBPOL | QEAPOL | HOME | INDEX | QEB | QEA | 000x |
| QEI1STAT | 01C4 | _ | _ | PCHEQIRQ | PCHEQIEN | PCLEQIRQ | PCLEQIEN | POSOVIRQ | POSOVIEN | PCIIRQ | PCIIEN | VELOVIRQ | VELOVIEN | HOMIRQ | HOMIEN | IDXIRQ | IDXIEN | 0000 |
| POS1CNTL | 01C6 | | | | | | | | POSCNT<15 | :0> | | | | | | | | 0000 |
| POS1CNTH | 01C8 | | | | | | | F | POSCNT<31: | 16> | | | | | | | | 0000 |
| POS1HLD | 01CA | | | | | | | | POSHLD<15 | :0> | | | | | | | | 0000 |
| VEL1CNT | 01CC | | | | | | | | VELCNT<15: | 0> | | | | | | | | 0000 |
| INT1TMRL | 01CE | | | | | | | | INTTMR<15: | 0> | | | | | | | | 0000 |
| INT1TMRH | 01D0 | | INTTMR<31:16> 0 | | | | | | | | | 0000 | | | | | | |
| INT1HLDL | 01D2 | | | | | | | | INTHLD<15:0 | 0> | | | | | | | | 0000 |
| INT1HLDH | 01D4 | | | | | | | | INTHLD<31:1 | 6> | | | | | | | | 0000 |
| INDX1CNTL | 01D6 | | | | | | | I | NDXCNT<15 | :0> | | | | | | | | 0000 |
| INDX1CNTH | 01D8 | | | | | | | II | NDXCNT<31: | 16> | | | | | | | | 0000 |
| INDX1HLD | 01DA | | | | | | | I | NDXHLD<15 | :0> | | | | | | | | 0000 |
| QEI1GECL | 01DC | | | | | | | | QEIGEC<15: | 0> | | | | | | | | 0000 |
| QEI1ICL | 01DC | | | | | | | | QEIIC<15:0 | > | | | | | | | | 0000 |
| QEI1GECH | 01DE | | QEIGEC<31:16> 00 | | | | | | | | 0000 | | | | | | | |
| QEI1ICH | 01DE | | QEIIC<31:16> 00 | | | | | | | | 0000 | | | | | | | |
| QEI1LECL | 01E0 | | QEILEC<15:0> 00 | | | | | | | | 0000 | | | | | | | |
| QEI1LECH | 01E2 | | QEILEC<31:16> 000 | | | | | | | | 0000 | | | | | | | |

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-59: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|--------|--------|--------|--------|--------|---------------|
| TRISA | 0E00 | - | 1 | _ | _ | 1 | 1 | - | 1 | - | _ | - | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 001F |
| PORTA | 0E02 | _ | - | _ | - | - | _ | _ | _ | _ | _ | _ | RA4 | RA3 | RA2 | RA1 | RA0 | 0000 |
| LATA | 0E04 | _ | - | _ | - | - | _ | _ | _ | _ | _ | _ | LATA4 | LATA3 | LATA2 | LA1TA1 | LA0TA0 | 0000 |
| ODCA | 0E06 | _ | - | _ | - | - | _ | _ | _ | _ | _ | _ | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 | 0000 |
| CNENA | 0E08 | _ | - | _ | - | - | _ | _ | _ | _ | _ | _ | CNIEA4 | CNIEA3 | CNIEA2 | CNIEA1 | CNIEA0 | 0000 |
| CNPUA | 0E0A | _ | - | _ | - | - | _ | _ | _ | _ | _ | _ | CNPUA4 | CNPUA3 | CNPUA2 | CNPUA1 | CNPUA0 | 0000 |
| CNPDA | 0E0C | - | | _ | _ | - | ı | _ | ı | ı | _ | - | CNPDA4 | CNPDA3 | CNPDA2 | CNPDA1 | CNPDA0 | 0000 |
| ANSELA | 0E0E | _ | | _ | _ | - | - | _ | | | _ | - | ANSA4 | _ | - | ANSA1 | ANSA0 | 0013 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-60: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISB | 0E10 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
| PORTB | 0E12 | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
| LATB | 0E14 | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
| ODCB | 0E16 | ODCB15 | ODCB14 | ODCB13 | ODCB12 | ODCB11 | ODCB10 | ODCB9 | ODCB8 | ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 | 0000 |
| CNENB | 0E18 | CNIEB15 | CNIEB14 | CNIEB13 | CNIEB12 | CNIEB11 | CNIEB10 | CNIEB9 | CNIEB8 | CNIEB7 | CNIEB6 | CNIEB5 | CNIEB4 | CNIEB3 | CNIEB2 | CNIEB1 | CNIEB0 | 0000 |
| CNPUB | 0E1A | CNPUB15 | CNPUB14 | CNPUB13 | CNPUB12 | CNPUB11 | CNPUB10 | CNPUB9 | CNPUB8 | CNPUB7 | CNPUB6 | CNPUB5 | CNPUB4 | CNPUB3 | CNPUB2 | CNPUB1 | CNPUB0 | 0000 |
| CNPDB | 0E1C | CNPDB15 | CNPDB14 | CNPDB13 | CNPDB12 | CNPDB11 | CNPDB10 | CNPDB9 | CNPDB8 | CNPDB7 | CNPDB6 | CNPDB5 | CNPDB4 | CNPDB3 | CNPDB2 | CNPDB1 | CNPDB0 | 0000 |
| ANSELB | 0E1E | _ | _ | _ | _ | _ | _ | _ | ANSB8 | _ | _ | _ | _ | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 010F |

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.4.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.

Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.


2: Clearing the DSxPAG in software has no effect.

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit. EA<15>=1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the Data Space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-17.

For more information on the PSV page access using Data Space Page registers, refer to the "Program Space Visibility from Data Space" section in "Program Memory" (DS70613) of the "dsPIC33/PIC24 Family Reference Manual".

FIGURE 4-17: EDS MEMORY MAP



5.2 RTSP Operation

RTSP allows the user application to erase a single page of memory and to program two instruction words at a time. See the General Purpose and Motor Control Family tables (Table 1 and Table 2, respectively) for the page sizes of each device.

For more information on erasing and programming Flash memory, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual".

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

For erase and program times, refer to Parameters D137a and D137b (Page Erase Time), and D138a and D138b (Word Write Cycle Time) in Table 30-14 in **Section 30.0 "Electrical Characteristics"**.

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000002, 0x000006, 0x000000A, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS

Refer to **Flash Programming**" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual" for details and codes examples on programming using RTSP.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464

5.4.1 KEY RESOURCES

- "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

5.5 Control Registers

Four SFRs are used to erase and write the program Flash memory: NVMCON, NVMKEY, NVMADRH and NVMADRL.

The NVMCON register (Register 5-1) enables and initiates Flash memory erase and write operations.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRH and NVMADRL. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word for programming operations or the selected page for erase operations.

The NVMADRH register is used to hold the upper 8 bits of the EA, while the NVMADRL register is used to hold the lower 16 bits of the EA.

7.0 INTERRUPT CONTROLLER

Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- · Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 246 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-------|-------|-------|--------|-------|-------|
| _ | _ | | | RP57 | R<5:0> | | |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|--------|-------|-------|
| _ | _ | | | RP56 | R<5:0> | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 RP57R<5:0>: Peripheral Output Function is Assigned to RP57 Output Pin bits

(see Table 11-3 for peripheral function numbers)

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 RP56R<5:0>: Peripheral Output Function is Assigned to RP56 Output Pin bits

(see Table 11-3 for peripheral function numbers)

REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----|-------|-------|-------|--------|-------|-------|
| _ | _ | | | RP97 | R<5:0> | _ | |
| bit 15 | _ | _ | | | _ | | bit 8 |

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----|-----|-----|-----|-----|-----|-------|
| _ | _ | _ | _ | _ | 1 | _ | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RP97R<5:0>: Peripheral Output Function is Assigned to RP97 Output Pin bits

(see Table 11-3 for peripheral function numbers)

bit 7-0 **Unimplemented:** Read as '0'

REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 7-6 **DTC<1:0>:** Dead-Time Control bits

11 = Dead-Time Compensation mode

10 = Dead-time function is disabled

01 = Negative dead time is actively applied for Complementary Output mode

00 = Positive dead time is actively applied for all output modes

bit 5 DTCP: Dead-Time Compensation Polarity bit (3)

When Set to '1':

If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened. If DTCMPx = 1, PWMxH is shortened and PWMxL is lengthened.

When Set to '0':

If DTCMPx = 0, PWMxH is shortened and PWMxL is lengthened. If DTCMPx = 1, PWMxL is shortened and PWMxH is lengthened.

bit 4 Unimplemented: Read as '0'

bit 3 MTBS: Master Time Base Select bit

- 1 = PWM generator uses the secondary master time base for synchronization and as the clock source for the PWM generation logic (if secondary time base is available)
- 0 = PWM generator uses the primary master time base for synchronization and as the clock source for the PWM generation logic

bit 2 **CAM:** Center-Aligned Mode Enable bit^(2,4)

1 = Center-Aligned mode is enabled

0 = Edge-Aligned mode is enabled

bit 1 XPRES: External PWMx Reset Control bit (5)

- 1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
- 0 = External pins do not affect PWMx time base

bit 0 **IUE:** Immediate Update Enable bit⁽²⁾

- 1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate
- 0 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the PWMx period boundary
- Note 1: Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
 - 2: These bits should not be changed after the PWMx is enabled (PTEN = 1).
 - 3: DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.
 - 4: The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
 - 5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|--------|--------|--------|-------|-----|-----|-----|-------|
| | TRGDI\ | /<3:0> | | _ | _ | _ | _ |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|------------------------|-------|-------|
| _ | _ | | | TRGSTF | RT<5:0> ⁽¹⁾ | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-12 **TRGDIV<3:0>:** Trigger # Output Divider bits

1111 = Trigger output for every 16th trigger event

1110 = Trigger output for every 15th trigger event

1101 = Trigger output for every 14th trigger event

1100 = Trigger output for every 13th trigger event

1011 = Trigger output for every 12th trigger event

1010 = Trigger output for every 11th trigger event

1001 = Trigger output for every 10th trigger event

1000 = Trigger output for every 9th trigger event

0111 = Trigger output for every 8th trigger event

0110 = Trigger output for every 7th trigger event

0101 = Trigger output for every 6th trigger event

0100 = Trigger output for every 5th trigger event 0011 = Trigger output for every 4th trigger event

0010 = Trigger output for every 3rd trigger event

0001 = Trigger output for every 2nd trigger event

0000 = Trigger output for every trigger event

bit 11-6 **Unimplemented:** Read as '0'

bit 5-0 TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits⁽¹⁾

111111 = Waits 63 PWM cycles before generating the first trigger event after the module is enabled

•

•

•

000010 = Waits 2 PWM cycles before generating the first trigger event after the module is enabled 000001 = Waits 1 PWM cycle before generating the first trigger event after the module is enabled 000000 = Waits 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWM generator cannot generate PWMx trigger interrupts.

REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| CSS15 | CSS14 | CSS13 | CSS12 | CSS11 | CSS10 | CSS9 | CSS8 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSS0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 CSS<15:0>: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan0 = Skips ANx for input scan

Note 1: On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan, without a corresponding input on the device, convert VREFL.

2: CSSx = ANx, where x = 0-15.

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-----|-----|-----|-------|-------|
| CON | COE | CPOL | _ | _ | _ | CEVT | COUT |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|--------|--------|-----|---------------------|-----|-----|---------------------|---------------------|
| EVPOL1 | EVPOL0 | _ | CREF ⁽¹⁾ | _ | _ | CCH1 ⁽¹⁾ | CCH0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **CON:** Comparator Enable bit

1 = Comparator is enabled

0 = Comparator is disabled

bit 14 **COE:** Comparator Output Enable bit

1 = Comparator output is present on the CxOUT pin

0 = Comparator output is internal only

bit 13 **CPOL:** Comparator Output Polarity Select bit

1 = Comparator output is inverted

0 = Comparator output is not inverted

bit 12-10 **Unimplemented:** Read as '0'

bit 9 **CEVT:** Comparator Event bit

1 = Comparator event according to EVPOL<1:0> settings occurred; disables future triggers and interrupts until the bit is cleared

0 = Comparator event did not occur

bit 8 **COUT:** Comparator Output bit

When CPOL = 0 (non-inverted polarity):

1 = VIN+ > VIN-

0 = VIN+ < VIN-

When CPOL = 1 (inverted polarity):

1 = VIN+ < VIN-

0 = VIN+ > VIN-

bit 7-6 **EVPOL<1:0>:** Trigger/Event/Interrupt Polarity Select bits

11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)

10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)

If CPOL = 1 (inverted polarity):

Low-to-high transition of the comparator output.

If CPOL = 0 (non-inverted polarity):

High-to-low transition of the comparator output.

01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity selected comparator output (while CEVT = 0)

If CPOL = 1 (inverted polarity):

High-to-low transition of the comparator output.

If CPOL = 0 (non-inverted polarity):

Low-to-high transition of the comparator output.

00 = Trigger/event/interrupt generation is disabled

Note 1: Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.

FIGURE 30-6: INPUT CAPTURE x (ICx) TIMING CHARACTERISTICS




TABLE 30-26: INPUT CAPTURE x MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended | | | | | | |
|--------------------|--------|---|--|------|-------|----------------------------------|----------------------------------|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Max. | Units | Conditions | | |
| IC10 | TccL | ICx Input Low Time | Greater of 12.5 + 25 or (0.5 Tcy/N) + 25 | _ | ns | Must also meet Parameter IC15 | | |
| IC11 | TccH | ICx Input High Time | Greater of 12.5 + 25 or (0.5 Tcy/N) + 25 | _ | ns | Must also meet Parameter IC15 | N = prescale value (1, 4, 16) | |
| IC15 | TccP | ICx Input Period | Greater of 25 + 50 or (1 Tcy/N) + 50 | _ | ns | | | |

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 30-15: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS




TABLE 30-34: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended | | | | | |
|--------------------|-----------------------|---|--|---------------------|------|-------|-----------------------------|--|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions | |
| SP10 | FscP | Maximum SCK2 Frequency | _ | _ | 15 | MHz | (Note 3) | |
| SP20 | TscF | SCK2 Output Fall Time | _ | _ | _ | ns | See Parameter DO32 (Note 4) | |
| SP21 | TscR | SCK2 Output Rise Time | _ | _ | _ | ns | See Parameter DO31 (Note 4) | |
| SP30 | TdoF | SDO2 Data Output Fall Time | _ | _ | _ | ns | See Parameter DO32 (Note 4) | |
| SP31 | TdoR | SDO2 Data Output Rise Time | _ | _ | _ | ns | See Parameter DO31 (Note 4) | |
| SP35 | TscH2doV, TscL2doV | SDO2 Data Output Valid after SCK2 Edge | _ | 6 | 20 | ns | | |
| SP36 | TdiV2scH, TdiV2scL | SDO2 Data Output Setup to First SCK2 Edge | 30 | _ | _ | ns | | |

- **Note 1:** These parameters are characterized, but are not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.
 - **3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPI2 pins.

FIGURE 30-16: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS





TABLE 30-35: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS


| AC CHARACTERISTICS | | | Standard (unless o Operating | therwise | stated) ture -40° | $^{\circ}C \leq TA \leq$ | to 3.6V +85°C for Industrial +125°C for Extended |
|--------------------|-----------------------|---|------------------------------------|---------------------|-----------------------------|--------------------------|--|
| Param. | Symbol | Characteristic ⁽¹⁾ | Min. | Typ. ⁽²⁾ | Max. | Units | Conditions |
| SP10 | FscP | Maximum SCK2 Frequency | _ | _ | 9 | MHz | (Note 3) |
| SP20 | TscF | SCK2 Output Fall Time | _ | _ | _ | ns | See Parameter DO32 (Note 4) |
| SP21 | TscR | SCK2 Output Rise Time | _ | _ | _ | ns | See Parameter DO31 (Note 4) |
| SP30 | TdoF | SDO2 Data Output Fall Time | _ | _ | _ | ns | See Parameter DO32 (Note 4) |
| SP31 | TdoR | SDO2 Data Output Rise Time | _ | _ | _ | ns | See Parameter DO31 (Note 4) |
| SP35 | TscH2doV, TscL2doV | SDO2 Data Output Valid after SCK2 Edge | _ | 6 | 20 | ns | |
| SP36 | TdoV2sc, TdoV2scL | SDO2 Data Output Setup to First SCK2 Edge | 30 | _ | | ns | |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDI2 Data Input to SCK2 Edge | 30 | _ | | ns | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDI2 Data Input to SCK2 Edge | 30 | _ | _ | ns | |


Note 1: These parameters are characterized, but are not tested in manufacturing.

- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI2 pins.

FIGURE 30-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS









44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

| | Units | N | ILLIMETER | S | |
|-------------------------|--------|----------|-----------|-------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 44 | | |
| Number of Pins per Side | ND | | 12 | | |
| Number of Pins per Side | NE | | 10 | | |
| Pitch | е | 0.50 BSC | | | |
| Overall Height | Α | 0.80 | 0.90 | 1.00 | |
| Standoff | A1 | 0.025 | i | 0.075 | |
| Overall Width | Е | 6.00 BSC | | | |
| Exposed Pad Width | E2 | 4.40 | 4.55 | 4.70 | |
| Overall Length | D | | 6.00 BSC | | |
| Exposed Pad Length | D2 | 4.40 | 4.55 | 4.70 | |
| Contact Width | b | 0.20 | 0.25 | 0.30 | |
| Contact Length | | 0.20 | 0.25 | 0.30 | |
| Contact-to-Exposed Pad | K | 0.20 | - | - | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | | |
|------------------------|------------------|-------------|----------|------|--|
| Dimension | Dimension Limits | | NOM | MAX | |
| Number of Pins | Ν | | 48 | | |
| Pitch | е | | 0.40 BSC | | |
| Overall Height | Α | 0.45 | 0.50 | 0.55 | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | |
| Contact Thickness | A3 | 0.127 REF | | | |
| Overall Width | Е | 6.00 BSC | | | |
| Exposed Pad Width | E2 | 4.45 | 4.60 | 4.75 | |
| Overall Length | D | | 6.00 BSC | | |
| Exposed Pad Length | D2 | 4.45 | 4.60 | 4.75 | |
| Contact Width | b | 0.15 | 0.20 | 0.25 | |
| Contact Length | Г | 0.30 | 0.40 | 0.50 | |
| Contact-to-Exposed Pad | K | 0.20 | - | - | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

| Remappable Input for U1RX | 176 | Memory Map for PIC24EP256GP/MC20X/50X | |
|--|-----|---|----------------|
| Reset System | | Devices | 60 |
| Shared Port Structure | | Memory Map for PIC24EP32GP/MC20X/50X | 00 |
| Single-Phase Synchronous Buck Converter | | Devices | 57 |
| SPIx Module | | Memory Map for PIC24EP512GP/MC20X/50X | 51 |
| Suggested Oscillator Circuit Placement | | Devices | 61 |
| Type B Timer (Timer2 and Timer4) | | Memory Map for PIC24EP64GP/MC20X/50X | 01 |
| Type B/Type C Timer Pair (32-Bit Timer) | | Devices | 58 |
| Type C Timer (Timer3 and Timer5) | | Near Data Space | |
| UARTx Module | | • | |
| User-Programmable Blanking Function | | Organization, Alignment SFR Space | |
| Watchdog Timer (WDT) | | | |
| Brown-out Reset (BOR) | | Width Data Memory | 3 I |
| biowii-out Reset (bor) | 304 | Arbitration and Bus Master Priority | 110 |
| C | | Data Space | 110 |
| C Compilers | | Extended X | 100 |
| MPLAB XC Compilers | 398 | Paged Memory Scheme | |
| Charge Time Measurement Unit. See CTMU. | | DC and AC Characteristics | 100 |
| Code Examples | | Graphs | 175 |
| IC1 Connection to QEI1 Input on | | DC Characteristics | 475 |
| Pin 43 of dsPIC33EPXXXMC206 | 176 | BOR | 111 |
| Port Write/Read | | CTMU Current Source Requirements | |
| PWMx Write-Protected Register | | Doze Current (IDOZE) | |
| Unlock Sequence | 226 | High Temperature | |
| PWRSAV Instruction Syntax | | I/O Pin Input Specifications | |
| Code Protection | | I/O Pin Output Specifications | |
| CodeGuard Security | , | Idle Current (IDLE) | |
| Configuration Bits | | Op Amp/Comparator Requirements | |
| Description | | | 455 |
| Configuration Byte Register Map | | Op Amp/Comparator Voltage Reference | 157 |
| Configuring Analog and Digital Port Pins | | Requirements Operating Current (IDD) | |
| CPU | | Operating Current (IDD) | |
| Addressing Modes | 35 | | |
| Clocking System Options | | Program Momony | |
| Fast RC (FRC) Oscillator | | Program Memory | |
| FRC Oscillator with PLL | | Temperature and Voltage Specifications | |
| FRC Oscillator with Postscaler | | Temperature and Voltage Specifications | |
| Low-Power RC (LPRC) Oscillator | | Thermal Operating Conditions | |
| Primary (XT, HS, EC) Oscillator | | Watchdog Timer Delta Current Demo/Development Boards, Evaluation and | 407 |
| Primary Oscillator with PLL | | Starter Kits | 400 |
| Control Registers | | Development Support | |
| Data Space Addressing | | Third-Party Tools | |
| Instruction Set | | DMA Controller | 400 |
| Resources | | Channel to Peripheral Associations | 1/10 |
| CTMU | | Control Registers | |
| Control Registers | 317 | DMAxCNT | |
| Resources | | DMAxCON | |
| Customer Change Notification Service | | DMAxPAD | |
| Customer Notification Service | | DMAxREQ | |
| Customer Support | | DMAxSTA | |
| Oustomer Support | | DMAxSTB | |
| D | | Resources | |
| Data Address Space | 51 | Supported Peripherals | |
| Memory Map for dsPIC33EP128MC20X/50X, | | ·· | |
| dsPIC33EP128GP50X Devices | | Doze Mode | |
| Memory Map for dsPIC33EP256MC20X/50X, | | DSP Engine | 44 |
| dsPIC33EP256GP50X Devices | | E | |
| Memory Map for dsPIC33EP32MC20X/50X, | | ECAN Message Buffers | |
| dsPIC33EP32GP50X Devices | 52 | <u> </u> | 210 |
| Memory Map for dsPIC33EP512MC20X/50X, | | Word 0 Word 1 | |
| dsPIC33EP512GP50X Devices | | | |
| Memory Map for dsPIC33EP64MC20X/50X, | | Word 2 Word 3 | |
| dsPIC33EP64GP50X Devices | 53 | Word 4 | |
| Memory Map for PIC24EP128GP/MC20X/50 | | Word 5 | |
| Devices | | Word 6 | |
| D041000 | | Word 7 | 313 |
| | | | |