

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 70 MIPs   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                 |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                      |
| Number of I/O              | 53  |
| Program Memory Size        | 256KB (85.5K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 16K x 16  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 16x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep256gp206t-i-pt |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED) |             |                |     |  |  |  |  |
|--|-------------|----------------|-----|--|--|--|--|
| Pin Name <sup>(4)</sup>                        | Pin<br>Type | Buffer<br>Type | PPS | Description  |  |  |  |
| U2CTS  | Ι           | ST             | No  | UART2 Clear-To-Send.   |  |  |  |
| U2RTS  | 0           | —              | No  | UART2 Ready-To-Send.   |  |  |  |
| U2RX   | Ι           | ST             | Yes | UART2 receive.   |  |  |  |
| U2TX   | 0           | —              | Yes | UART2 transmit.  |  |  |  |
| BCLK2  | 0           | ST             | No  | UART2 IrDA <sup>®</sup> baud clock output.                                       |  |  |  |
| SCK1   | I/O         | ST             | No  | Synchronous serial clock input/output for SPI1.                                  |  |  |  |
| SDI1   | I           | ST             | No  | SPI1 data in.  |  |  |  |
| SDO1   | 0           | —              | No  | SPI1 data out.   |  |  |  |
| SS1  | I/O         | ST             | No  | SPI1 slave synchronization or frame pulse I/O.                                   |  |  |  |
| SCK2   | I/O         | ST             | Yes | Synchronous serial clock input/output for SPI2.                                  |  |  |  |
| SDI2   | I           | ST             | Yes | SPI2 data in.  |  |  |  |
| SDO2   | 0           | _              | Yes | SPI2 data out.   |  |  |  |
| SS2  | I/O         | ST             | Yes | SPI2 slave synchronization or frame pulse I/O.                                   |  |  |  |
| SCL1   | I/O         | ST             | No  | Synchronous serial clock input/output for I2C1.                                  |  |  |  |
| SDA1   | I/O         | ST             | No  | Synchronous serial data input/output for I2C1.                                   |  |  |  |
| ASCL1  | I/O         | ST             | No  | Alternate synchronous serial clock input/output for I2C1.                        |  |  |  |
| ASDA1  | I/O         | ST             | No  | Alternate synchronous serial data input/output for I2C1.                         |  |  |  |
| SCL2   | I/O         | ST             | No  | Synchronous serial clock input/output for I2C2.                                  |  |  |  |
| SDA2   | I/O         | ST             | No  | Synchronous serial data input/output for I2C2.                                   |  |  |  |
| ASCL2  | I/O         | ST             | No  | Alternate synchronous serial clock input/output for I2C2.                        |  |  |  |
| ASDA2  | I/O         | ST             | No  | Alternate synchronous serial data input/output for I2C2.                         |  |  |  |
| TMS <sup>(5)</sup>                             | Ι           | ST             | No  | JTAG Test mode select pin.   |  |  |  |
| TCK  | Ι           | ST             | No  | JTAG test clock input pin.   |  |  |  |
| TDI  | I           | ST             | No  | JTAG test data input pin.  |  |  |  |
| TDO  | 0           | _              | No  | JTAG test data output pin.   |  |  |  |
| C1RX <sup>(2)</sup>                            | Ι           | ST             | Yes | ECAN1 bus receive pin.   |  |  |  |
| C1TX <sup>(2)</sup>                            | 0           | _              | Yes | ECAN1 bus transmit pin.  |  |  |  |
| FLT1 <sup>(1)</sup> , FLT2 <sup>(1)</sup>      | Ι           | ST             | Yes | PWM Fault Inputs 1 and 2.  |  |  |  |
| FLT3 <sup>(1)</sup> , FLT4 <sup>(1)</sup>      | Ι           | ST             | No  | PWM Fault Inputs 3 and 4.  |  |  |  |
| FLT32 <sup>(1,3)</sup>                         | Ι           | ST             | No  | PWM Fault Input 32 (Class B Fault).  |  |  |  |
| DTCMP1-DTCMP3 <sup>(1)</sup>                   | Ι           | ST             | Yes | PWM Dead-Time Compensation Inputs 1 through 3.                                   |  |  |  |
| PWM1L-PWM3L <sup>(1)</sup>                     | 0           | —              | No  | PWM Low Outputs 1 through 3.   |  |  |  |
| PWM1H-PWM3H <sup>(1)</sup>                     | 0           | —              | No  | PWM High Outputs 1 through 3.  |  |  |  |
| SYNCI1 <sup>(1)</sup>                          | Ι           | ST             |     | PWM Synchronization Input 1.   |  |  |  |
| SYNCO1 <sup>(1)</sup>                          | 0           |                | Yes | PWM Synchronization Output 1.  |  |  |  |
| INDX1 <sup>(1)</sup>                           | Ι           | ST             | Yes | Quadrature Encoder Index1 pulse input.   |  |  |  |
| HOME1 <sup>(1)</sup>                           | Ι           | ST             | Yes | Quadrature Encoder Home1 pulse input.  |  |  |  |
| QEA1 <sup>(1)</sup>                            | Ι           | ST             | Yes | Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer                   |  |  |  |
| QEB1 <sup>(1)</sup>                            | ,           | ст             | Vee | external clock/gate input in Timer mode.   |  |  |  |
|  | Ι           | ST             | Yes | Quadrature Encoder Phase B input in QEI1 mode. Auxiliary timer                   |  |  |  |
| CNTCMP1 <sup>(1)</sup>                         | 0           |                | Yes | external clock/gate input in Timer mode.<br>Quadrature Encoder Compare Output 1. |  |  |  |
|  | 0           |                | 162 |  |  |  |  |

## TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

P = Power I = Input


Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.



# FIGURE 4-9: DATA MEMORY MAP FOR dsPIC33EP128MC20X/50X AND dsPIC33EP128GP50X DEVICES

| 1:    | CPU C   | ORE RE  | EGISTEI   | R MAP F   | OR dsF  | PIC33EP  | XXXMC   | 20X/50X  | ( AND d   | sPIC33   | EPXXX   | GP50X  | DEVICE  | S ONL   | Y (CON   | TINUE  | D)   |
|-------|---|---|---|---|---|--|---|--|---|--|---|--|---|---|--|--|--|
| Addr. | Bit 15  | Bit 14  | Bit 13  | Bit 12  | Bit 11  | Bit 10   | Bit 9   | Bit 8  | Bit 7   | Bit 6  | Bit 5   | Bit 4  | Bit 3   | Bit 2   | Bit 1  | Bit 0  | All<br>Resets  |
| 0042  | OA  | OB  | SA  | SB  | OAB   | SAB  | DA  | DC   | IPL2  | IPL1   | IPL0  | RA   | N   | OV  | Z  | С  | 0000   |
| 0044  | VAR   | _   | US<   | :1:0>   | EDT   |  | DL<2:0>   |  | SATA  | SATB   | SATDW   | ACCSAT   | IPL3  | SFA   | RND  | IF   | 0020   |
| 0046  | XMODEN  | YMODEN  | _   | _   |   | BWM<3:0> YWM<3:0> XWM<3:0>   |   |  |   |  |   |  | 0000  |   |  |  |  |
| 0048  | XMODSRT<15:0>   |   |   |   |   |  |   |  |   | 0000   |   |  |   |   |  |  |  |
| 004A  |   | XMODEND<15:0> —   |   |   |   |  |   |  |   |  | 0001  |  |   |   |  |  |  |
| 004C  |   |   |   |   |   |  | YMC   | DSRT<15:0  | )>  |  |   |  |   |   |  |  | 0000   |
| 004E  |   |   |   |   |   |  | YMC   | DEND<15:0  | )>  |  |   |  |   |   |  |  | 0001   |
| 0050  | BREN  |   |   |   |   |  |   | XBF  | REV<14:0>   |  |   |  |   |   |  |  | 0000   |
| 0052  | —   | _   |   |   |   |  |   |  | DISICNT<  | 13:0>  |   |  |   |   |  |  | 0000   |
| 0054  | _   | _   | _   | _   | _   | _  | _   |  |   |  |   | TBLPA  | G<7:0>  |   |  |  | 0000   |
| 0058  |   |   |   | •   | •   | •  | •   | MSTRPR<  | <15:0>  |  |   |  |   |   |  |  | 0000   |
|       | Addr.<br>0042<br>0044<br>0046<br>0048<br>0048<br>004A<br>004C<br>004C<br>004E<br>0050<br>0052<br>0054 | Addr.         Bit 15           0042         OA           0044         VAR           0046         XMODEN           0048         -           0044         -           0045         -           0046         BREN           0047         - | Addr.         Bit 15         Bit 14           0042         OA         OB           0044         VAR         —           0046         XMODEN         YMODEN           0048         — | Addr.         Bit 15         Bit 14         Bit 13           0042         OA         OB         SA           0044         VAR         —         US< | Addr.         Bit 15         Bit 14         Bit 13         Bit 12           0042         OA         OB         SA         SB           0044         VAR         —         US<1:0>           0046         XMODEN         YMODEN         —         —           0048         — | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11           0042         OA         OB         SA         SB         OAB           0044         VAR         —         US<1:0>         EDT           0046         XMODEN         YMODEN         —         —         —           0048 | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0042         OA         OB         SA         SB         OAB         SAB           0044         VAR         —         US<1:0>         EDT            0046         XMODEN         MODEN         —         —         BWM           0048 | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9           0042         OA         OB         SA         SB         OAB         SAB         DA           0044         VAR         —         US<1:0>         EDT         DL<2:0>           0046         XMODEN         MODEN         —         —         BWM<3:0>           0048         —         —         —         BWM<3:0>         XMC           0040         —         —         —         BWM<3:0>         XMC           0044         O         —         —         —         MC           0048         —         —         —         —         MC           00404         —         —         —         —         MC           00404         —         —         —         —         YMC           00404         —         —         —         YMC         YMC           00410         —         —         —         YMC         YMC           0050         BREN         —         —         —         —         —           0051         —         — <td>Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8           0042         OA         OB         SA         SB         OAB         SAB         DA         DC           0044         VAR         —         US&lt;1:0&gt;         EDT         DL&lt;2:0&gt;         D04         DC           0046         XMODEN         YMODEN         —         —         BWM&lt;3:0&gt;         XMODENDRT&lt;15:0</td> 0048            —         —         XMODENDRT<15:0 | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8           0042         OA         OB         SA         SB         OAB         SAB         DA         DC           0044         VAR         —         US<1:0>         EDT         DL<2:0>         D04         DC           0046         XMODEN         YMODEN         —         —         BWM<3:0>         XMODENDRT<15:0 | Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70042OAOBSASBOABSABDADCIPL20044VARUS<1:0>EDT $DL<2:0>$ SATA0046XMODENYMODENBWM<3:0>SATA0048 $$ BWM<3:0>SATA0044 $$ BWM<3:0>SATA0045 $$ BWM<3:0>SATA0046 $$ SATA0047 $$ $$ SATA0048 $$ $$ $$ SATA0049 $$ $$ $$ $$ 0040 $$ $$ $$ $$ 0041 $$ $$ $$ $$ 0042 $$ $$ $$ $$ 0043 $$ $$ $$ $$ 0044 $$ $$ $$ $$ 0045 $$ $$ $$ $$ 0050BREN $$ $$ $$ $$ 0051 $$ $$ $$ $$ $$ 0052 $$ $$ $$ $$ $$ 0054 $$ $$ $$ $$ $$ | Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 60042OAOBSASBOABSABDADCIPL2IPL10044VARUS<1:0>EDT $DL<2:0>$ SATASATB0046XMODENMODEN $BWM<3:0>$ VMODSRT<15:0>0048 $VMODEN$ $MMODENYWM0044VMODENMMODENYWM0045VMODENMMODENYWM0046VMODENMMODEN<15:0>YWM0047VMODENYMODEND<15:0>YWM0048VMODENYMODEND<15:0>YWM0049VMODENYMODEND<15:0>YMODEND0040VMODENYMODEND<15:0>YMODEND0050BRENVMODENUSICNT<13:0>00510054$ | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0           0044         VAR         —         US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW           0046         XMODEN         YMODEN         —         —         BUM< | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA           0044         VAR          US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT           0046         XMODEN         MODEN           BWM<3:0>         YWM<:0>         YWM         YWM         YWM         YWM         YWM           BWM<3:0>         YWM         YWM | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N           0044         VAR          US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT         IPL3           0046         XMODEN         YMODEN           BWH<3:0>         YWMODSRT<15:0>         YWM          IPL3           0046         V           BWH<3:0>         YWMODSRT<15:0>         YWM           YMODSRT<15:0>         VWMOSRT<15:0>         VMODSRT<15:0>         VMODEN           YMODEN           YMODSRT<15:0>         VWMOSRT<15:0>         VWM            YMODSRT<15:0>         VWM | Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20042OAOBSASBOABSABDADCIPL2IPL1IPL0RANOV0044VAR-US<1:0- | Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N         OV         Z           0044         VAR         —         US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND           0046         XMODEN         YMODEN         —         —         BWM<3:0>         YWM<3:0>         XWM<3:0>         XWM<3:0 | Addr.         Bit 13         Bit 13         Bit 13         Bit 13         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N         OV         Z         C           0044         VAR         -         US<1:>         EDT         DL<2:>         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND         IFF           0046         VMODEN         YMODEN         -         -         BWM<3:>         ST         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND         IFF           0048         VMODEN         YMODEN         -         -         BWM<3:>         ST         SATA         SATB         SATDW         ACCSAT         IPL3         SAT         RND         IFF           0044         U         VMOTEN         VMOTEN         VMOTEN         VMOTEN         VMOTEN         VMOTEN         -         -         -         - |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 64

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

| 0/11        |                     |                | Before       |                        | After          |              |                        |  |  |  |  |
|-------------|---------------------|----------------|--------------|------------------------|----------------|--------------|------------------------|--|--|--|--|
| O/U,<br>R/W | Operation           | DSxPAG         | DS<br>EA<15> | Page<br>Description    | DSxPAG         | DS<br>EA<15> | Page<br>Description    |  |  |  |  |
| O,<br>Read  |                     | DSRPAG = 0x1FF | 1            | EDS: Last page         | DSRPAG = 0x1FF | 0            | See Note 1             |  |  |  |  |
| O,<br>Read  | [++Wn]              | DSRPAG = 0x2FF | 1            | PSV: Last lsw<br>page  | DSRPAG = 0x300 | 1            | PSV: First MSB<br>page |  |  |  |  |
| O,<br>Read  | <b>Or</b><br>[Wn++] | DSRPAG = 0x3FF | 1            | PSV: Last MSB<br>page  | DSRPAG = 0x3FF | 0            | See Note 1             |  |  |  |  |
| O,<br>Write |                     | DSWPAG = 0x1FF | 1            | EDS: Last page         | DSWPAG = 0x1FF | 0            | See Note 1             |  |  |  |  |
| U,<br>Read  |                     | DSRPAG = 0x001 | 1            | PSV page               | DSRPAG = 0x001 | 0            | See Note 1             |  |  |  |  |
| U,<br>Read  | [Wn]<br>Or<br>[Wn]  | DSRPAG = 0x200 | 1            | PSV: First Isw<br>page | DSRPAG = 0x200 | 0            | See Note 1             |  |  |  |  |
| U,<br>Read  | [ //11 - ]          | DSRPAG = 0x300 | 1            | PSV: First MSB<br>page | DSRPAG = 0x2FF | 1            | PSV: Last Isw<br>page  |  |  |  |  |

# TABLE 4-61: OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and PSV SPACE BOUNDARIES<sup>(2,3,4)</sup>

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo-Linear Addressing is not supported for large offsets.

| R/W-1        | R/W-0         | R/W-0                                     | U-0           | U-0              | U-0              | U-0             | U-0    |
|--------------|---------------|---|---------------|------------------|------------------|-----------------|--------|
| GIE          | DISI          | SWTRAP                                    |               |                  |                  | _               |        |
| bit 15       |               |   |               |                  |                  |                 | bit 8  |
|              |               |   |               |                  |                  |                 |        |
| U-0          | U-0           | U-0                                       | U-0           | U-0              | R/W-0            | R/W-0           | R/W-0  |
|              | —             |   |               |                  | INT2EP           | INT1EP          | INT0EP |
| bit 7        |               |   |               |                  |                  |                 | bit C  |
| Legend:      |               |   |               |                  |                  |                 |        |
| R = Readab   | le bit        | W = Writable                              | bit           | U = Unimpler     | mented bit, read | l as '0'        |        |
| -n = Value a |               | '1' = Bit is set                          |               | '0' = Bit is cle |                  | x = Bit is unki | nown   |
|              |               |   |               |                  |                  |                 |        |
| bit 15       | GIE: Global   | Interrupt Enable                          | e bit         |                  |                  |                 |        |
|              | 1 = Interrupt | s and associate                           | d IE bits are | enabled          |                  |                 |        |
|              |               | s are disabled, I                         | •             | still enabled    |                  |                 |        |
| bit 14       | DISI: DISI    | nstruction Statu                          | s bit         |                  |                  |                 |        |
|              |               | struction is active<br>struction is not a | -             |                  |                  |                 |        |
| bit 13       | SWTRAP: S     | Software Trap St                          | atus bit      |                  |                  |                 |        |
|              |               | e trap is enabled<br>e trap is disabled   |               |                  |                  |                 |        |
| bit 12-3     | Unimpleme     | nted: Read as '                           | 0'            |                  |                  |                 |        |
| bit 2        | INT2EP: Ext   | ternal Interrupt 2                        | 2 Edge Detec  | t Polarity Selec | t bit            |                 |        |
|              |               | on negative edg                           |               |                  |                  |                 |        |
| bit 1        | INT1EP: Ext   | ternal Interrupt 1                        | Edge Detec    | t Polarity Selec | t bit            |                 |        |
|              |               | on negative edg                           |               |                  |                  |                 |        |
| bit 0        | INTOEP: Ext   | ternal Interrupt C                        | Edge Detec    | t Polarity Selec | t bit            |                 |        |
|              |               | on negative edg                           |               |                  |                  |                 |        |

#### REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

### 10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

### 10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- · A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

| Input Name <sup>(1)</sup>                   | Function Name | Register | Configuration Bits |
|---|---------------|----------|--------------------|
| External Interrupt 1                        | INT1          | RPINR0   | INT1R<6:0>         |
| External Interrupt 2                        | INT2          | RPINR1   | INT2R<6:0>         |
| Timer2 External Clock                       | T2CK          | RPINR3   | T2CKR<6:0>         |
| Input Capture 1                             | IC1           | RPINR7   | IC1R<6:0>          |
| Input Capture 2                             | IC2           | RPINR7   | IC2R<6:0>          |
| Input Capture 3                             | IC3           | RPINR8   | IC3R<6:0>          |
| Input Capture 4                             | IC4           | RPINR8   | IC4R<6:0>          |
| Output Compare Fault A                      | OCFA          | RPINR11  | OCFAR<6:0>         |
| PWM Fault 1 <sup>(3)</sup>                  | FLT1          | RPINR12  | FLT1R<6:0>         |
| PWM Fault 2 <sup>(3)</sup>                  | FLT2          | RPINR12  | FLT2R<6:0>         |
| QEI1 Phase A <sup>(3)</sup>                 | QEA1          | RPINR14  | QEA1R<6:0>         |
| QEI1 Phase B <sup>(3)</sup>                 | QEB1          | RPINR14  | QEB1R<6:0>         |
| QEI1 Index <sup>(3)</sup>                   | INDX1         | RPINR15  | INDX1R<6:0>        |
| QEI1 Home <sup>(3)</sup>                    | HOME1         | RPINR15  | HOM1R<6:0>         |
| UART1 Receive                               | U1RX          | RPINR18  | U1RXR<6:0>         |
| UART2 Receive                               | U2RX          | RPINR19  | U2RXR<6:0>         |
| SPI2 Data Input                             | SDI2          | RPINR22  | SDI2R<6:0>         |
| SPI2 Clock Input                            | SCK2          | RPINR22  | SCK2R<6:0>         |
| SPI2 Slave Select                           | SS2           | RPINR23  | SS2R<6:0>          |
| CAN1 Receive <sup>(2)</sup>                 | C1RX          | RPINR26  | C1RXR<6:0>         |
| PWM Sync Input 1 <sup>(3)</sup>             | SYNCI1        | RPINR37  | SYNCI1R<6:0>       |
| PWM Dead-Time Compensation 1 <sup>(3)</sup> | DTCMP1        | RPINR38  | DTCMP1R<6:0>       |
| PWM Dead-Time Compensation 2 <sup>(3)</sup> | DTCMP2        | RPINR39  | DTCMP2R<6:0>       |
| PWM Dead-Time Compensation 3 <sup>(3)</sup> | DTCMP3        | RPINR39  | DTCMP3R<6:0>       |

## TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

**Note 1:** Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input source is available on dsPIC33EPXXXGP/MC50X devices only.

3: This input source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

| REGISTER 16-2: | PTCON2: PWMx PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER 2 |
|----------------|---|
|----------------|---|

| U-0                                | U-0        | U-0            | U-0 | U-0                                | U-0                     | U-0                     | U-0         |  |  |
|------------------------------------|------------|----------------|-----|------------------------------------|-------------------------|-------------------------|-------------|--|--|
| —                                  | —          | —              | _   | —                                  | —                       | —                       | _           |  |  |
| bit 15                             |            |                |     |                                    |                         |                         | bit 8       |  |  |
|                                    |            |                |     |                                    |                         |                         |             |  |  |
| U-0                                | U-0        | U-0            | U-0 | U-0                                | R/W-0                   | R/W-0                   | R/W-0       |  |  |
| —                                  | —          | —              | -   | —                                  | PCLKDIV2 <sup>(1)</sup> | PCLKDIV1 <sup>(1)</sup> | PCLKDIV0(1) |  |  |
| bit 7                              |            |                |     |                                    |                         |                         | bit 0       |  |  |
|                                    |            |                |     |                                    |                         |                         |             |  |  |
| Legend:                            |            |                |     |                                    |                         |                         |             |  |  |
| R = Readable                       | bit        | W = Writable   | bit | U = Unimplemented bit, read as '0' |                         |                         |             |  |  |
| -n = Value at POR '1' = Bit is set |            |                |     | '0' = Bit is cle                   | ared                    | x = Bit is unknown      |             |  |  |
|                                    |            |                |     |                                    |                         |                         |             |  |  |
| bit 15-3                           | Unimplemen | ted: Read as ' | י'  |                                    |                         |                         |             |  |  |

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits<sup>(1)</sup>

- 111 = Reserved 110 = Divide-by-64 101 = Divide-by-32
- 100 = Divide-by-32100 = Divide-by-16
- 011 = Divide-by-8
- 010 = Divide-by-4
- 001 = Divide-by-2
- 000 = Divide-by-1, maximum PWMx timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

#### REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER<sup>(1)</sup>

- bit 7-3 FLTSRC<4:0>: Fault Control Signal Source Select for PWM Generator # bits 11111 = Fault 32 (default) 11110 = Reserved . . 01100 = Reserved 01011 = Comparator 4 01010 = Op Amp/Comparator 3
  - 01001 = Op Amp/Comparator 2
  - 01000 = Op Amp/Comparator 1
  - 00111 = Reserved
  - 00110 = Reserved
  - 00101 = Reserved
  - 00100 = Reserved
  - 00011 = Fault 4
  - 00010 = Fault 3
  - 00001 = Fault 2 00000 = Fault 1
- bit 2 ELTROL Fault Delarity for DWM Concrete

# bit 2 **FLTPOL:** Fault Polarity for PWM Generator # bit<sup>(2)</sup>

- 1 = The selected Fault source is active-low
- 0 = The selected Fault source is active-high
- bit 1-0 FLTMOD<1:0>: Fault Mode for PWM Generator # bits
  - 11 = Fault input is disabled
  - 10 = Reserved
  - 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
  - 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.
  - **2:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

## dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

|              | R/W-0         | U-0                 | U-0                         | U-0             | R/W-0                                | R/W-0                | R/W-0                |
|--------------|---------------|---------------------|-----------------------------|-----------------|--------------------------------------|----------------------|----------------------|
| CSS31        | CSS30         | —                   | —                           | _               | CSS26 <sup>(2)</sup>                 | CSS25 <sup>(2)</sup> | CSS24 <sup>(2)</sup> |
| bit 15       | - 1           |                     |                             |                 |                                      |                      | bit 8                |
|              |               |                     |                             |                 |                                      |                      |                      |
| U-0          | U-0           | U-0                 | U-0                         | U-0             | U-0                                  | U-0                  | U-0                  |
| _            |               | _                   | _                           | —               |                                      | _                    |                      |
| bit 7        |               |                     |                             |                 |                                      |                      | bit (                |
|              |               |                     |                             |                 |                                      |                      |                      |
| Legend:      |               |                     |                             |                 |                                      |                      |                      |
| R = Readab   | le bit        | W = Writable        | bit                         | U = Unimple     | emented bit, read                    | d as '0'             |                      |
| -n = Value a | t POR         | '1' = Bit is set    |                             | '0' = Bit is cl | eared                                | x = Bit is unk       | nown                 |
|              |               |                     |                             |                 |                                      |                      |                      |
| bit 15       |               | 1 Input Scan S      |                             |                 |                                      |                      |                      |
|              |               |                     |                             |                 | input scan (Ope                      |                      |                      |
|              | •             | •                   |                             | surement for ir | nput scan (Open                      | )                    |                      |
| bit 14       |               | 1 Input Scan S      |                             |                 |                                      |                      |                      |
|              |               |                     |                             |                 | or input scan (CT<br>input scan (CTN |                      |                      |
| bit 13-11    | Unimplemen    | ted: Read as '      | 0'                          |                 |                                      |                      |                      |
| bit 10       | CSS26: ADC    | 1 Input Scan S      | election bit <sup>(2)</sup> |                 |                                      |                      |                      |
|              | 1 = Selects C | )<br>A3/AN6 for inp | ut scan                     |                 |                                      |                      |                      |
|              | 0 = Skips OA  | 3/AN6 for input     | scan                        |                 |                                      |                      |                      |
| bit 9        | CSS25: ADC    | 1 Input Scan S      | election bit <sup>(2)</sup> |                 |                                      |                      |                      |
|              | 1 = Selects C | 0A2/AN0 for inp     | ut scan                     |                 |                                      |                      |                      |
|              | 0 = Skips OA  | 2/AN0 for input     | scan                        |                 |                                      |                      |                      |
| bit 8        | CSS24: ADC    | 1 Input Scan S      | election bit <sup>(2)</sup> |                 |                                      |                      |                      |
|              |               | 0A1/AN3 for inp     |                             |                 |                                      |                      |                      |
|              | 0 = Skips OA  | 1/AN3 for input     | scan                        |                 |                                      |                      |                      |
|              |               |                     |                             |                 |                                      |                      |                      |

## REGISTER 23-7: AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER HIGH<sup>(1)</sup>

2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.

| R/W-0                             | R/W-0                              | R/W-0 | R/W-0 | R/W-0                                   | R/W-0           | R/W-0    | R/W-0 |  |
|-----------------------------------|------------------------------------|-------|-------|---|-----------------|----------|-------|--|
| CSS15                             | CSS14                              | CSS13 | CSS12 | CSS11                                   | CSS10           | CSS9     | CSS8  |  |
| bit 15                            |                                    |       |       | ·                                       | •               | ·        | bit 8 |  |
|                                   |                                    |       |       |   |                 |          |       |  |
| R/W-0                             | R/W-0                              | R/W-0 | R/W-0 | R/W-0                                   | R/W-0           | R/W-0    | R/W-0 |  |
| CSS7                              | CSS6                               | CSS5  | CSS4  | CSS3                                    | CSS2            | CSS1     | CSS0  |  |
| bit 7                             | -                                  |       |       |   | •               |          | bit ( |  |
|                                   |                                    |       |       |   |                 |          |       |  |
| Legend:                           |                                    |       |       |   |                 |          |       |  |
| R = Readable bit W = Writable bit |                                    |       | bit   | U = Unimple                             | mented bit, rea | d as '0' |       |  |
| -n = Value at F                   | -n = Value at POR '1' = Bit is set |       |       | '0' = Bit is cleared x = Bit is unknown |                 |          |       |  |

## REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW<sup>(1,2)</sup>

bit 15-0 CSS<15:0>: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

**Note 1:** On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan, without a corresponding input on the device, convert VREFL.

**2:** CSSx = ANx, where x = 0-15.

## REGISTER 24-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|--------|----------|-------|-------|-------|
|        |       |       | PTGC1L | IM<15:8> |       |       |       |
| bit 15 |       |       |        |          |       |       | bit 8 |
|        |       |       |        |          |       |       |       |
| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0    | R/W-0 | R/W-0 | R/W-0 |
|        |       |       | PTGC1L | IM<7:0>  |       |       |       |
| bit 7  |       |       |        |          |       |       | bit C |

| Legena.           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | , read as '0'      |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-0 **PTGC1LIM<15:0>:** PTG Counter 1 Limit Register bits May be used to specify the loop count for the PTGJMPC1 Step command or as a limit register for the General Purpose Counter 1.

## REGISTER 24-9: PTGHOLD: PTG HOLD REGISTER<sup>(1)</sup>

| R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|--------|---------|-------|-------|-------|
|        |       |       | PTGHOL | D<15:8> |       |       |       |
| bit 15 |       |       |        |         |       |       | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0   | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|---------|-------|-------|-------|
|       |       |       | PTGHO | LD<7:0> |       |       |       |
| bit 7 |       |       |       |         |       |       | bit 0 |

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 15-0 **PTGHOLD<15:0>:** PTG General Purpose Hold Register bits Holds user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGCOPY command.

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

**Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

| oit 3-0 | Step<br>Command        | OPTION<3:0> | Option Description   |
|---------|------------------------|-------------|--|
|         | PTGCTRL(1)             | 0000        | Reserved.  |
|         |                        | 0001        | Reserved.  |
|         |                        | 0010        | Disable Step Delay Timer (PTGSD).  |
|         |                        | 0011        | Reserved.  |
|         |                        | 0100        | Reserved.  |
|         |                        | 0101        | Reserved.  |
|         |                        | 0110        | Enable Step Delay Timer (PTGSD).   |
|         |                        | 0111        | Reserved.  |
|         |                        | 1000        | Start and wait for the PTG Timer0 to match the Timer0 Limit Register.  |
|         |                        | 1001        | Start and wait for the PTG Timer1 to match the Timer1 Limit Register.  |
|         |                        | 1010        | Reserved.  |
|         |                        | 1011        | Wait for the software trigger bit transition from low-to-high before continuing $(PTGSWT = 0 \text{ to } 1)$ . |
|         |                        | 1100        | Copy contents of the Counter 0 register to the AD1CHS0 register.   |
|         |                        | 1101        | Copy contents of the Counter 1 register to the AD1CHS0 register.   |
|         |                        | 1110        | Copy contents of the Literal 0 register to the AD1CHS0 register.   |
|         |                        | 1111        | Generate triggers indicated in the Broadcast Trigger Enable register (PTGBTE).                                 |
|         | PTGADD <sup>(1)</sup>  | 0000        | Add contents of the PTGADJ register to the Counter 0 Limit register (PTGC0LIM).                                |
|         |                        | 0001        | Add contents of the PTGADJ register to the Counter 1 Limit register (PTGC1LIM).                                |
|         |                        | 0010        | Add contents of the PTGADJ register to the Timer0 Limit register (PTGT0LIM).                                   |
|         |                        | 0011        | Add contents of the PTGADJ register to the Timer1 Limit register (PTGT1LIM).                                   |
|         |                        | 0100        | Add contents of the PTGADJ register to the Step Delay Limit register (PTGSDLIM)                                |
|         |                        | 0101        | Add contents of the PTGADJ register to the Literal 0 register (PTGL0).   |
|         |                        | 0110        | Reserved.  |
|         |                        | 0111        | Reserved.  |
|         | PTGCOPY <sup>(1)</sup> | 1000        | Copy contents of the PTGHOLD register to the Counter 0 Limit register (PTGC0LIM).                              |
|         |                        | 1001        | Copy contents of the PTGHOLD register to the Counter 1 Limit register (PTGC1LIM).                              |
|         |                        | 1010        | Copy contents of the PTGHOLD register to the Timer0 Limit register (PTGT0LIM).                                 |
|         |                        | 1011        | Copy contents of the PTGHOLD register to the Timer1 Limit register (PTGT1LIM).                                 |
|         |                        | 1100        | Copy contents of the PTGHOLD register to the Step Delay Limit register (PTGSDLIM).                             |
|         |                        | 1101        | Copy contents of the PTGHOLD register to the Literal 0 register (PTGL0).                                       |
|         |                        | 1110        | Reserved.  |
|         |                        | 1111        | Reserved.  |

## TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

| PTG Output<br>Number | PTG Output Description                                  |
|----------------------|---|
| PTGO0                | Trigger/Synchronization Source for OC1                  |
| PTGO1                | Trigger/Synchronization Source for OC2                  |
| PTGO2                | Trigger/Synchronization Source for OC3                  |
| PTGO3                | Trigger/Synchronization Source for OC4                  |
| PTGO4                | Clock Source for OC1                                    |
| PTGO5                | Clock Source for OC2                                    |
| PTGO6                | Clock Source for OC3                                    |
| PTGO7                | Clock Source for OC4                                    |
| PTGO8                | Trigger/Synchronization Source for IC1                  |
| PTGO9                | Trigger/Synchronization Source for IC2                  |
| PTGO10               | Trigger/Synchronization Source for IC3                  |
| PTGO11               | Trigger/Synchronization Source for IC4                  |
| PTGO12               | Sample Trigger for ADC                                  |
| PTGO13               | Sample Trigger for ADC                                  |
| PTGO14               | Sample Trigger for ADC                                  |
| PTGO15               | Sample Trigger for ADC                                  |
| PTGO16               | PWM Time Base Synchronous Source for PWM <sup>(1)</sup> |
| PTGO17               | PWM Time Base Synchronous Source for PWM <sup>(1)</sup> |
| PTGO18               | Mask Input Select for Op Amp/Comparator                 |
| PTGO19               | Mask Input Select for Op Amp/Comparator                 |
| PTGO20               | Reserved  |
| PTGO21               | Reserved  |
| PTGO22               | Reserved  |
| PTGO23               | Reserved  |
| PTGO24               | Reserved  |
| PTGO25               | Reserved  |
| PTGO26               | Reserved  |
| PTGO27               | Reserved  |
| PTGO28               | Reserved  |
| PTGO29               | Reserved  |
| PTGO30               | PTG Output to PPS Input Selection                       |
| PTGO31               | PTG Output to PPS Input Selection                       |

## TABLE 24-2: PTG OUTPUT DESCRIPTIONS

Note 1: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

## 29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

## 29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

## 29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.


The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

## 29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

## 29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.




|              |               |  | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |                     |             |            |                               |  |
|--------------|---------------|--|--|---------------------|-------------|------------|-------------------------------|--|
| Param<br>No. | Symb          | Characteristic   | Min.   | Тур. <sup>(1)</sup> | Max.        | Units      | Conditions                    |  |
| OS10         | Fin           | External CLKI Frequency<br>(External clocks allowed only<br>in EC and ECPLL modes) | DC   | _                   | 60          | MHz        | EC                            |  |
|              |               | Oscillator Crystal Frequency   | 3.5<br>10  |                     | 10<br>25    | MHz<br>MHz | XT<br>HS                      |  |
| OS20         | Tosc          | Tosc = 1/Fosc  | 8.33   | _                   | DC          | ns         | +125°C                        |  |
|              |               | Tosc = 1/Fosc  | 7.14   | _                   | DC          | ns         | +85°C                         |  |
| OS25         | Тсү           | Instruction Cycle Time <sup>(2)</sup>  | 16.67  | _                   | DC          | ns         | +125°C                        |  |
|              |               | Instruction Cycle Time <sup>(2)</sup>  | 14.28  | _                   | DC          | ns         | +85°C                         |  |
| OS30         | TosL,<br>TosH | External Clock in (OSC1)<br>High or Low Time                                       | 0.45 x Tosc  | —                   | 0.55 x Tosc | ns         | EC                            |  |
| OS31         | TosR,<br>TosF | External Clock in (OSC1)<br>Rise or Fall Time                                      | —  | —                   | 20          | ns         | EC                            |  |
| OS40         | TckR          | CLKO Rise Time <sup>(3,4)</sup>  | —  | 5.2                 | _           | ns         |                               |  |
| OS41         | TckF          | CLKO Fall Time <sup>(3,4)</sup>  | —  | 5.2                 |             | ns         |                               |  |
| OS42         | Gм            | External Oscillator<br>Transconductance <sup>(4)</sup>                             | —  | 12                  | _           | mA/V       | HS, VDD = 3.3V,<br>TA = +25°C |  |
|              |               |  | —  | 6                   | _           | mA/V       | XT, VDD = 3.3V,<br>TA = +25°C |  |

#### TABLE 30-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: This parameter is characterized, but not tested in manufacturing.



#### FIGURE 30-12: QEA/QEB INPUT CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)


## TABLE 30-31: QUADRATURE DECODER TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

| AC CHARACTERISTICS |        |  | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ |      |       |   |
|--------------------|--------|--|---|------|-------|---|
| Param<br>No.       | Symbol | Characteristic <sup>(1)</sup>                      | Тур. <sup>(2)</sup>                                   | Max. | Units | Conditions  |
| TQ30               | TQUL   | Quadrature Input Low Time                          | 6 Tcy   |      | ns    |   |
| TQ31               | TQUH   | Quadrature Input High Time                         | 6 Tcy   | —    | ns    |   |
| TQ35               | TQUIN  | Quadrature Input Period                            | 12 TCY  | _    | ns    |   |
| TQ36               | TQUP   | Quadrature Phase Period                            | 3 TCY   | —    | ns    |   |
| TQ40               | TQUFL  | Filter Time to Recognize Low, with Digital Filter  | 3 * N * Tcy   | —    | ns    | N = 1, 2, 4, 16, 32, 64, 128<br>and 256 <b>(Note 3)</b> |
| TQ41               | TQUFH  | Filter Time to Recognize High, with Digital Filter | 3 * N * Tcy   | —    | ns    | N = 1, 2, 4, 16, 32, 64, 128<br>and 256 <b>(Note 3)</b> |


**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "*dsPIC33/PIC24 Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.



### FIGURE 30-21: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS



1:128

70

## Revision E (April 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

| TABLE A-4: | MAJOR SECTION UPDATES |
|------------|-----------------------|
|------------|-----------------------|

| Section Name                                   | Update Description  |
|--|---|
| "16-bit Microcontrollers<br>and Digital Signal | The following 512-Kbyte devices were added to the General Purpose Families table (see Table 1): |
| Controllers (up to                             | <ul> <li>PIC24EP512GP202</li> </ul>   |
| 512-Kbyte Flash and                            | • PIC24EP512GP204   |
| 48-Kbyte SRAM) with High-                      | • PIC24EP512GP206   |
| Speed PWM, Op amps, and Advanced Analog"       | • dsPIC33EP512GP502   |
| Advanced Analog                                | • dsPIC33EP512GP504   |
|  | • dsPIC33EP512GP506   |
|  | The following 512-Kbyte devices were added to the Motor Control Families table (see Table 2):   |
|  | • PIC24EP512MC202   |
|  | • PIC24EP512MC204   |
|  | • PIC24EP512MC206   |
|  | • dsPIC33EP512MC202   |
|  | • dsPIC33EP512MC204   |
|  | • dsPIC33EP512MC206   |
|  | • dsPIC33EP512MC502   |
|  | • dsPIC33EP512MC504   |
|  | • dsPIC33EP512MC506   |
|  | Certain Pin Diagrams were updated to include the new 512-Kbyte devices.                         |
| Section 4.0 "Memory                            | Added a Program Memory Map for the new 512-Kbyte devices (see Figure 4-4).                      |
| Organization"                                  | Added a Data Memory Map for the new dsPIC 512-Kbyte devices (see Figure 4-11).                  |
|  | Added a Data Memory Map for the new PIC24 512-Kbyte devices (see Figure 4-16).                  |
| Section 7.0 "Interrupt<br>Controller"          | Updated the VECNUM bits in the INTTREG register (see Register 7-7).                             |
| Section 11.0 "I/O Ports"                       | Added tip 6 to Section 11.5 "I/O Helpful Tips".   |
| Section 27.0 "Special<br>Features"             | The following modifications were made to the Configuration Byte Register Map (see Table 27-1):  |
|  | <ul> <li>Added the column Device Memory Size (Kbytes)</li> </ul>                                |
|  | Removed Notes 1 through 4   |
|  | Added addresses for the new 512-Kbyte devices   |
| Section 30.0 "Electrical                       | Updated the Minimum value for Parameter DC10 (see Table 30-4).                                  |
| Characteristics"                               | Added Power-Down Current (Ipd) parameters for the new 512-Kbyte devices (see Table 30-8).       |
|  | Updated the Minimum value for Parameter CM34 (see Table 30-53).                                 |
|  | Updated the Minimum and Maximum values and the Conditions for paramteer SY12 (see Table 30-22). |