

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I²C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	16K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep256mc202-e-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES

		<u>~</u>				Re	mappa	ble P	eriphe	erals											
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbyte	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽⁴⁾ (Channels)	Quadrature Encoder Interface	UART	SPI ⁽²⁾	ECAN™ Technology	External Interrupts ⁽³⁾	I²C™	CRC Generator	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	СТМИ	PTG	l/O Pins	Pins	Packages
PIC24EP32MC202	512	32	4																		
PIC24EP64MC202	1024	64	8																		SPDIP,
PIC24EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC,
PIC24EP256MC202	1024	256	32																		QFN-S
PIC24EP512MC202	1024	512	48																		
PIC24EP32MC203	512	32	4	-			_	4	0	0		0	0	4	•	2/4	V	Vee	05	20	
PIC24EP64MC203	1024	64	8	5	4	4	ю	1	2	2	_	3	2	1	8	3/4	res	res	25	30	VILA
PIC24EP32MC204	512	32	4																		
PIC24EP64MC204	1024	64	8												19	3/4	Yes	Yes	35	44/ 48	VTLA ⁽⁵⁾ ,
PIC24EP128MC204	1024	128	16	5	4	4	6	5 1	1 2	2 2	-	3	2	1							TQFP,
PIC24EP256MC204	1024	256	32																		UQFN, UQFN
PIC24EP512MC204	1024	512	48																		
PIC24EP64MC206	1024	64	8																		
PIC24EP128MC206	1024	128	16	_					-			•									TQFP.
PIC24EP256MC206	1024	256	32	5	4	4	6		2	2	_	3	2	1	16	3/4 Ye	res	res	53	64	QFN
PIC24EP512MC206	1024	512	48																		
dsPIC33EP32MC202	512	32	4																		
dsPIC33EP64MC202	1024	64	8																		SPDIP,
dsPIC33EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC,
dsPIC33EP256MC202	1024	256	32																		QFN-S
dsPIC33EP512MC202	1024	512	48																		
dsPIC33EP32MC203	512	32	4	_		_			-	_		-	-		-						
dsPIC33EP64MC203	1024	64	8	5	4	4	6	1	2	2	—	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP32MC204	512	32	4																		
dsPIC33EP64MC204	1024	64	8																		VTLA ⁽⁵⁾ ,
dsPIC33EP128MC204	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	9	3/4	Yes	Yes	35	44/	TQFP,
dsPIC33EP256MC204	1024	256	32																	40	UQFN,
dsPIC33EP512MC204	1024	512	48																		
dsPIC33EP64MC206	1024	64	8																		
dsPIC33EP128MC206	1024	128	16	_					-			-	-								TOFP
dsPIC33EP256MC206	1024	256	32	5	4	4	6	1	2	2	—	3	2	1	16	3/4	Yes	Yes	53	64	QFN
dsPIC33EP512MC206	1024	512	48																		
dsPIC33EP32MC502	512	32	4																		
dsPIC33EP64MC502	1024	64	8																		SPDIP,
dsPIC33EP128MC502	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC,
dsPIC33EP256MC502	1024	256	32																		QFN-S
dsPIC33EP512MC502	1024	512	48																		_
dsPIC33EP32MC503	512	32	4	_		l .	6		_	-			-		_	.		~	a-		
dsPIC33EP64MC503	1024	64	8	5	4	4	6	1	2	2	1	3	2	1	8	3/4	res	res	25	36	VILA

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details. 2: Only SPI2 is remappable.

3: INTO is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Digital Signal Controller (DSC) and Microcontroller (MCU) devices.

dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X BLOCK DIAGRAM



TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets															
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	—	AD1MD	0000															
PMD2	0762	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000															
PMD3	0764	_	_	_	_	_	CMPMD	_	_	CRCMD	_	_	_	_	_	I2C2MD	_	0000															
PMD4	0766	_	_	_	_	_	_	_	_	_	_	_	_	REFOMD	CTMUMD	_	_	0000															
PMD6	076A		_		_		PWM3MD	PWM2MD	PWM1MD			—	—	—	_	—		0000															
																												DMA0MD					
	0760												DMA1MD	DTOMD				0000															
PMD7 076C	_			_	_	_	_		_	_	_	DMA2MD	FIGND	_	_	—	0000																
													DMA3MD																				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all these conditions are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^{N}$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XBREV<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is always
	clear). The XBREVx value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XBREVx) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing can be enabled simultaneously using the same W register, but Bit-Reversed Addressing operation will always take precedence for data writes when enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 4	MATHERR: Math Error Status bit
	1 = Math error trap has occurred
	0 = Math error trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

Note 1: These bits are available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_		_	_		_			
bit 15			•				bit 8		
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1		
—	—		_		LSTCI	H<3:0>			
bit 7				-			bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	1 as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-4	Unimplemen	ted: Read as '	0'						
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits					
	1111 = No DI 1110 = Reser	MA transfer ha rved	s occurred sir	nce system Re	set				
	•								
	•								
	•								
	0100 = Reser 0011 = Last c 0010 = Last c 0001 = Last c	rved Jata transfer wa Jata transfer wa Jata transfer wa	as handled by as handled by as handled by	/ Channel 3 / Channel 2 / Channel 1					

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

0000 = Last data transfer was handled by Channel 0 0000 = Last data transfer was handled by Channel 0

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

INE OID LEN	10-5. I MD5						
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	—	—	—	—	CMPMD	—	—
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
CRCMD	—	—	—	—	—	I2C2MD	—
bit 7		•				•	bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-11	Unimplement	ted: Read as 'o)'				

REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 10	CMPMD: Comparator Module Disable bit
	1 = Comparator module is disabled
	0 = Comparator module is enabled
bit 9-8	Unimplemented: Read as '0'
bit 7	CRCMD: CRC Module Disable bit
	1 = CRC module is disabled
	0 = CRC module is enabled
bit 6-2	Unimplemented: Read as '0'
bit 1	I2C2MD: I2C2 Module Disable bit
	1 = I2C2 module is disabled
	0 = I2C2 module is enabled
bit 0	Unimplemented: Read as '0'

REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		—	—
						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
	—	—	REFOMD	CTMUMD	—	—
		•	•			bit 0
	U-0 — U-0 —	U-0 U-0 — — U-0 U-0 — —	U-0 U-0 U-0 — — — — U-0 U-0 U-0 — — — —	U-0 U-0 U-0 U-0 	U-0 U-0 U-0 U-0 - - - - - U-0 U-0 U-0 U-0 - U-0 U-0 U-0 R/W-0 R/W-0 - - - REFOMD CTMUMD	U-0 U-0 U-0 U-0 U-0 - - - - - - U-0 U-0 U-0 U-0 U-0 - U-0 U-0 U-0 R/W-0 U-0 - U-0 U-0 R/W-0 R/W-0 U-0 - - - REFOMD CTMUMD -

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	REFOMD: Reference Clock Module Disable bit
	1 = Reference clock module is disabled
	0 = Reference clock module is enabled
bit 2	CTMUMD: CTMU Module Disable bit
	1 = CTMU module is disabled
	0 = CTMU module is enabled
bit 1-0	Unimplemented: Read as '0'

 $\ensuremath{\textcircled{}^\circ}$ 2011-2013 Microchip Technology Inc.

15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

15.1.1 KEY RESOURCES

- "Output Compare" (DS70358) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

19.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I²C™)" (DS70330) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.
 - 3: There are minimum bit rates of approximately FCY/512. As a result, high processor speeds may not support 100 Kbit/second operation. See timing specifications, IM10 and IM11, and the "Baud Rate Generator" in the "dsPIC33/PIC24 Family Reference Manual".

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two Inter-Integrated Circuit (I²C) modules: I2C1 and I2C2.

The l^2C module provides complete hardware support for both Slave and Multi-Master modes of the l^2C serial communication standard, with a 16-bit interface.

The I^2C module has a 2-pin interface:

- · The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7 and 10-bit addressing
- I²C Master mode supports 7 and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly
- Intelligent Platform Management Interface (IPMI)
 support
- System Management Bus (SMBus) support

BUFFER 21-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 6			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-8 Byte 7<15:8>: ECAN Message Byte 7 bits

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6 bits

BUFFER 21-8: ECAN[™] MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	_	FILHIT4 ⁽¹⁾	FILHIT3 ⁽¹⁾	FILHIT2 ⁽¹⁾	FILHIT1 ⁽¹⁾	FILHITO ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	—	_	_	—	—
bit 7							bit 0
Leaend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	FILHIT<4:0>: Filter Hit Code bits ⁽¹⁾
	Encodes number of filter that resulted in writing this buffer.
bit 7-0	Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADCTS	4 ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS			
bit 15							bit 8			
							=			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
0C4C	S OC3CS	OC2CS	OC1CS	OC41SS	OC31SS	OC21SS	OCTISS			
DIT 7	אול /									
l egend:										
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit. read	l as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	ADCTS4: Sa	mple Trigger P	TGO15 for AE	DC bit						
	1 = Generate	s Trigger wher	the broadcas	t command is	executed					
	0 = Does not	generate Trigg	er when the b	roadcast comr	mand is execute	ed				
bit 14	ADCIS3: Sa	mple Trigger P	IGO14 for AL	DC bit	ovecuted					
	0 = Does not	generate Trigo	er when the b	roadcast com	nand is execute	ed				
bit 13	ADCTS2: Sa	mple Trigger P	TGO13 for AE	DC bit						
	1 = Generate	s Trigger wher	the broadcas	t command is	executed					
	0 = Does not	generate Trigg	er when the b	roadcast comr	mand is execute	ed				
bit 12	ADCIS1: Sa	mple Trigger P	IGO12 for AL	DC bit	overuted					
	0 = Does not	generate Trigo	er when the b	roadcast com	mand is execute	ed				
bit 11	IC4TSS: Trig	ger/Synchroniz	ation Source	for IC4 bit						
	1 = Generate	s Trigger/Sync	hronization wh	nen the broadc	ast command is	s executed				
1.11.4.0	0 = Does not	generate Trigg	er/Synchroniz	ation when the	e broadcast con	nmand is execu	ted			
bit 10		ger/Synchroniz	ation Source	for IC3 bit	act command is	overuted				
	0 = Does not	generate Trigo	jer/Synchroniz	ation when the	e broadcast con	mand is executed	ted			
bit 9	IC2TSS: Trig	ger/Synchroniz	ation Source	for IC2 bit						
	1 = Generate	s Trigger/Sync	hronization wh	nen the broadc	ast command is	sexecuted				
	0 = Does not	generate Trigg	jer/Synchroniz	ation when the	e broadcast con	nmand is execu	ted			
bit 8	IC1TSS: Trig	ger/Synchroniz	ation Source	for IC1 bit						
	0 = Does not	generate Trigo	er/Synchroniz	ation when the	e broadcast con	mand is executed	ted			
bit 7	OC4CS: Cloc	ck Source for C	C4 bit							
	1 = Generate	s clock pulse v	when the broad	dcast comman	d is executed					
	0 = Does not	generate clock	c pulse when t	he broadcast o	command is exe	cuted				
bit 6	OC3CS: Cloc	ck Source for C	C3 bit		-l :					
	⊥ = Generate 0 = Does not	aenerate clock	onen the broad	he broadcast c	u is executed command is exe	cuted				
bit 5	OC2CS: Cloc	ck Source for C	C2 bit							
	1 = Generate	s clock pulse v	when the broad	dcast comman	d is executed					
	0 = Does not	generate clock	c pulse when t	he broadcast o	command is exe	cuted				
Note 1:	This register is rea PTGSTRT = 1).	ad-only when th	ne PTG modul	e is executing	Step commands	s (PTGEN = 1 a	and			
2:	This register is onl	v used with the	PTGCTRL O	PTION = 1111	Step command	L				

REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2)







DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM



REGISTER 25-5:	CMxMSKCON: COMPARATOR x MASK GATING
	CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN
bit 7							bit 0
Legend							
R = Readable	e hit	W = Writable	hit	= Inimple	mented hit read	1 as '0'	
n = Value at		'1' = Rit is set		(0) = 0	eared	x = Ritis unk	nown
	1010	1 - Dit 13 3C			carca		nown
bit 15	HLMS: Hiah	or Low-Level	/asking Select	bits			
	1 = The mask	king (blanking)	function will pre	event any asse	erted ('0') compa	rator signal fro	m propagating
	0 = The mas	king (blanking)	function will pre	event any asse	erted ('1') compa	rator signal fro	m propagating
bit 14	Unimpleme	nted: Read as	'0'				
bit 13	OCEN: OR (Gate C Input Er	nable bit				
	1 = MCI is co	onnected to OF	t gate				
	0 = MCI is no	ot connected to	OR gate				
bit 12	OCNEN: OR	Gate C Input	nverted Enable	e bit			
	1 = Inverted	MCI is connect	ed to OR gate	ate			
hit 11		Sate B Input Fr	heeled to on g	juic			
bit II	1 = MBI is co	onnected to OR	aate				
	0 = MBI is no	ot connected to	OR gate				
bit 10	OBNEN: OR	Gate B Input I	nverted Enable	e bit			
	1 = Inverted	MBI is connect	ed to OR gate				
	0 = Inverted	MBI is not con	nected to OR g	jate			
bit 9	OAEN: OR (Gate A Input Er	nable bit				
	1 = MAI is co	onnected to OF	l gate				
hit 8			Norted Enable	o hit			
DILO	1 = Inverted	MAL is connect	red to OR date				
	0 = Inverted	MAI is not con	nected to OR g	gate			
bit 7	NAGS: AND	Gate Output In	nverted Enable	e bit			
	1 = Inverted	ANDI is conne	cted to OR gat	e			
	0 = Inverted	ANDI is not co		gate			
bit 6		Gate Output E	nable bit				
	1 = ANDI is 0 0 = ANDI is r	not connected to O	to OR gate				
bit 5	ACEN: AND	Gate C Input E	Enable bit				
	1 = MCI is co	onnected to AN	D gate				
	0 = MCI is no	ot connected to	AND gate				
bit 4	ACNEN: AN	D Gate C Input	Inverted Enab	ole bit			
	1 = Inverted	MCI is connect	ed to AND gat	e,			
	0 = Inverted	MCI is not con	nected to AND	gate			

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<3	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<2	3:16>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		Х<	15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		X<7:1>				—
						bit 0
t	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
· · · · · · · · · · · · · · · · · · ·	R/W-0	R/W-0 R/W-0 t W = Writable 0R '1' = Bit is set	R/W-0 R/W-0 R/W-0 X<7:1> W = Writable bit 0R '1' = Bit is set	R/W-0 R/W-0 R/W-0 R/W-0 X<15:8> X<7:1> U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U U	R/W-0 R/W-0 R/W-0 R/W-0 X<15:8> X<7:1> U	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 X<15:8> R/W-0 R/W-0 R/W-0 X<7:1> t W = Writable bit U = Unimplemented bit, read as '0' VR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

DC CH	ARACTE	RISTICS	Standard (unless Operatin	d Operating otherwise g temperat	g Conditio stated) ure -40° -40°	ons: 3.0\ C ≤ Ta ≤ C ≤ Ta ≤	/ to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
	lı∟	Input Leakage Current ^(1,2)					
DI50		I/O Pins 5V Tolerant ⁽³⁾	-1	—	+1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	$\label{eq:VSS} \begin{split} &Vss \leq V \text{PIN} \leq V \text{DD}, \\ &\text{Pin at high-impedance}, \\ &-40^\circ\text{C} \leq \text{TA} \leq +85^\circ\text{C} \end{split}$
DI51a		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance}, \\ -40^\circC \leq TA \leq +125^\circC \end{array}$
DI51c		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	-5	_	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	-5	_	+5	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 4: VIL source < (Vss 0.3). Characterized but not tested.
- **5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.



FIGURE 30-3: I/O TIMING CHARACTERISTICS

TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standar (unless Operatin	d Operat otherwis g tempera	ing Cond e stated ature -40° -40°	ditions: 3) C ≤ Ta ≤ °C ≤ Ta ≤	3.0V to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions				Conditions
DO31	TIOR	Port Output Rise Time	_	5	10	ns	
DO32	TIOF	Port Output Fall Time	—	5	10	ns	
DI35	TINP	INTx Pin High or Low Time (input)	20	_		ns	
DI40	TRBP	CNx High or Low Time (input)	2		_	TCY	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 30-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS



36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		36		
Number of Pins per Side	ND		10		
Number of Pins per Side	NE		8		
Pitch	е		0.50 BSC		
Overall Height	А	0.80 0.90 1.00			
Standoff	A1	0.025	-	0.075	
Overall Width	E		5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90	
Overall Length	D		5.00 BSC	-	
Exposed Pad Length	D2	3.60 3.75 3.90			
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.20 0.25 0.30			
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

TABLE A-6:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
Cover Section	Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change
	Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	Corrects address range from 0x2FFF to 0x7FFF
	 Corrects DSRPAG and DSWPAG (now 3 hex digits)
	 Changes Call Stack Frame from <15:1> to PC<15:0>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program Memory"	Corrects descriptions of NVM registers
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI)	Corrects QCAPEN bit description
Module	
(dsPIC33EPXXXMC20X/50X	
Devices Only)"	
Section 19.0 "Inter-	Adds note to clarify that 100kbit/sec operation of I ² C is not possible at high processor
Integrated Circuit™ (I ² C™)"	speeds
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	 Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.
Section 25.0 "Op Amp/ Comparator Module"	• Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	 Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON<10>) = 1)
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High-	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)
Temperature Electrical Characteristics"	

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12