

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24ep256mc202t-i-so">https://www.e-xfl.com/product-detail/microchip-technology/pic24ep256mc202t-i-so</a>

**TABLE 4-39: PMD REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	AD1MD	0000
PMD2	0762	—	—	—	—	IC4MD	IC3MD	IC2MD	IC1MD	—	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	—	—	—	—	—	CMPMD	—	—	CRCMD	—	—	—	—	—	I2C2MD	—	0000
PMD4	0766	—	—	—	—	—	—	—	—	—	—	—	—	REFOMD	CTMUMD	—	—	0000
PMD6	076A	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
PMD7	076C	—	—	—	—	—	—	—	—	—	—	—	—	DMA0MD	PTGMD	—	0000	
														DMA1MD				
														DMA2MD				
														DMA3MD				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-40: PMD REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QE1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD	AD1MD	0000
PMD2	0762	—	—	—	—	IC4MD	IC3MD	IC2MD	IC1MD	—	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	—	—	—	—	—	CMPMD	—	—	CRCMD	—	—	—	—	—	I2C2MD	—	0000
PMD4	0766	—	—	—	—	—	—	—	—	—	—	—	—	REFOMD	CTMUMD	—	—	0000
PMD6	076A	—	—	—	—	—	PWM3MD	PWM2MD	PWM1MD	—	—	—	—	—	—	—	—	0000
PMD7	076C	—	—	—	—	—	—	—	—	—	—	—	—	DMA0MD	PTGMD	—	0000	
														DMA1MD				
														DMA2MD				
														DMA3MD				

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-56: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	0E00	—	—	—	—	—	—	—	TRISA8	—	—	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	011F
PORTA	0E02	—	—	—	—	—	—	—	RA8	—	—	—	RA4	RA3	RA2	RA1	RA0	0000
LATA	0E04	—	—	—	—	—	—	—	LATA8	—	—	—	LATA4	LATA3	LATA2	LA1TA1	LA0TA0	0000
ODCA	0E06	—	—	—	—	—	—	—	ODCA8	—	—	—	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000
CNENA	0E08	—	—	—	—	—	—	—	CNIEA8	—	—	—	CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	0000
CNPUA	0E0A	—	—	—	—	—	—	—	CNPUA8	—	—	—	CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	0000
CNPDA	0E0C	—	—	—	—	—	—	—	CNPDA8	—	—	—	CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	0000
ANSELA	0E0E	—	—	—	—	—	—	—	—	—	—	—	ANS4	—	—	ANS1	ANS0	0013

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-57: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	0000
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	0000
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	0000
ANSELB	0E1E	—	—	—	—	—	—	—	ANS8	—	—	—	—	ANS3	ANS2	ANS1	ANS0	010F

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-58: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	—	—	—	—	—	—	—	TRISC8	—	—	—	—	—	—	TRISC1	TRISC0	0103
PORTC	0E22	—	—	—	—	—	—	—	RC8	—	—	—	—	—	—	RC1	RC0	xxxx
LATC	0E24	—	—	—	—	—	—	—	LATC8	—	—	—	—	—	—	LATC1	LATC0	xxxx
ODCC	0E26	—	—	—	—	—	—	—	ODCC8	—	—	—	—	—	—	ODCC1	ODCC0	0000
CNENC	0E28	—	—	—	—	—	—	—	CNIEC8	—	—	—	—	—	—	CNIEC1	CNIEC0	0000
CNPUC	0E2A	—	—	—	—	—	—	—	CNPUC8	—	—	—	—	—	—	CNPUC1	CNPUC0	0000
CNPDC	0E2C	—	—	—	—	—	—	—	CNPDC8	—	—	—	—	—	—	CNPDC1	CNPDC0	0000
ANSELC	0E2E	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ANS1	ANS0	0003

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

**Note:** The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

#### 4.7 Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

#### 4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all these conditions are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.

$XBREV<14:0>$  is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

**Note:** All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XBREVx value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XBREVx) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

**Note:** Modulo Addressing and Bit-Reversed Addressing can be enabled simultaneously using the same W register, but Bit-Reversed Addressing operation will always take precedence for data writes when enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN ( $XBREV<15>$ ) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.

**REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER**

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE <sup>(1)</sup>	—	—	—	—	—	—	—
bit 15	bit 8						

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IRQSEL7 | IRQSEL6 | IRQSEL5 | IRQSEL4 | IRQSEL3 | IRQSEL2 | IRQSEL1 | IRQSEL0 |
| bit 7   | bit 0   |         |         |         |         |         |         |

<b>Legend:</b>	S = Settable bit
R = Readable bit	W = Writable bit
-n = Value at POR	‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15	<b>FORCE:</b> Force DMA Transfer bit <sup>(1)</sup> 1 = Forces a single DMA transfer (Manual mode) 0 = Automatic DMA transfer initiation by DMA request
bit 14-8	<b>Unimplemented:</b> Read as ‘0’
bit 7-0	<b>IRQSEL&lt;7:0&gt;:</b> DMA Peripheral IRQ Number Select bits 01000110 = ECAN1 – TX Data Request <sup>(2)</sup> 00100110 = IC4 – Input Capture 4 00100101 = IC3 – Input Capture 3 00100010 = ECAN1 – RX Data Ready <sup>(2)</sup> 00100001 = SPI2 Transfer Done 00011111 = UART2TX – UART2 Transmitter 00011110 = UART2RX – UART2 Receiver 00011100 = TMR5 – Timer5 00011011 = TMR4 – Timer4 00011010 = OC4 – Output Compare 4 00011001 = OC3 – Output Compare 3 00001101 = ADC1 – ADC1 Convert done 00001100 = UART1TX – UART1 Transmitter 00001011 = UART1RX – UART1 Receiver 00001010 = SPI1 – Transfer Done 00001000 = TMR3 – Timer3 00000111 = TMR2 – Timer2 00000110 = OC2 – Output Compare 2 00000101 = IC2 – Input Capture 2 00000010 = OC1 – Output Compare 1 00000001 = IC1 – Input Capture 1 00000000 = INT0 – External Interrupt 0

**Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).

**2:** This selection is available in dsPIC33EPXXXGP/MC50X devices only.

**NOTES:**

### 9.3 Oscillator Control Registers

**REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1)</sup>**

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
—	COSC2	COSC1	COSC0	—	NOSC2 <sup>(2)</sup>	NOSC1 <sup>(2)</sup>	NOSC0 <sup>(2)</sup>
bit 15							bit 8

R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
CLKLOCK	IOLOCK	LOCK	—	CF <sup>(3)</sup>	—	—	OSWEN
bit 7							bit 0

**Legend:**

R = Readable bit

-n = Value at POR

y = Value set from Configuration bits on POR

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 15	<b>Unimplemented:</b> Read as '0'
bit 14-12	<b>COSC&lt;2:0&gt;:</b> Current Oscillator Selection bits (read-only) 111 = Fast RC Oscillator (FRC) with Divide-by-n 110 = Fast RC Oscillator (FRC) with Divide-by-16 101 = Low-Power RC Oscillator (LPRC) 100 = Reserved 011 = Primary Oscillator (XT, HS, EC) with PLL 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL) 000 = Fast RC Oscillator (FRC)
bit 11	<b>Unimplemented:</b> Read as '0'
bit 10-8	<b>NOSC&lt;2:0&gt;:</b> New Oscillator Selection bits <sup>(2)</sup> 111 = Fast RC Oscillator (FRC) with Divide-by-n 110 = Fast RC Oscillator (FRC) with Divide-by-16 101 = Low-Power RC Oscillator (LPRC) 100 = Reserved 011 = Primary Oscillator (XT, HS, EC) with PLL 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL) 000 = Fast RC Oscillator (FRC)
bit 7	<b>CLKLOCK:</b> Clock Lock Enable bit 1 = If (FCKSM0 = 1), then clock and PLL configurations are locked; if (FCKSM0 = 0), then clock and PLL configurations may be modified 0 = Clock and PLL selections are not locked, configurations may be modified
bit 6	<b>IOLOCK:</b> I/O Lock Enable bit 1 = I/O lock is active 0 = I/O lock is not active
bit 5	<b>LOCK:</b> PLL Lock Status bit (read-only) 1 = Indicates that PLL is in lock or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled

**Note 1:** Writes to this register require an unlock sequence. Refer to “**Oscillator**” (DS70580) in the “*dsPIC33/PIC24 Family Reference Manual*” (available from the Microchip web site) for details.

**2:** Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

**3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

**REGISTER 21-7: CxINTE: ECANx INTERRUPT ENABLE REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8	<b>Unimplemented:</b> Read as '0'
bit 7	<b>IVRIE:</b> Invalid Message Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 6	<b>WAKIE:</b> Bus Wake-up Activity Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 5	<b>ERRIE:</b> Error Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 4	<b>Unimplemented:</b> Read as '0'
bit 3	<b>FIFOIE:</b> FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 2	<b>RBOVIE:</b> RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 1	<b>RBIE:</b> RX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 0	<b>TBIE:</b> TX Buffer Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled

**REGISTER 21-20: CxRXMnSID: ECAN<sub>x</sub> ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER REGISTER (n = 0-2)**

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	MIDE	—	EID17	EID16
bit 7							bit 0

**Legend:**

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared

x = Bit is unknown

bit 15-5      **SID<10:0>**: Standard Identifier bits

1 = Includes bit, SID<sub>x</sub>, in filter comparison  
0 = SID<sub>x</sub> bit is a don't care in filter comparison

bit 4      **Unimplemented**: Read as '0'

bit 3      **MIDE**: Identifier Receive Mode bit

1 = Matches only message types (standard or extended address) that correspond to EXIDE bit in the filter  
0 = Matches either standard or extended address message if filters match (i.e., if (Filter SID) = (Message SID) or if (Filter SID/EID) = (Message SID/EID))

bit 2      **Unimplemented**: Read as '0'

bit 1-0      **EID<17:16>**: Extended Identifier bits

1 = Includes bit, EID<sub>x</sub>, in filter comparison  
0 = EID<sub>x</sub> bit is a don't care in filter comparison

**REGISTER 21-21: CxRXMnEID: ECAN<sub>x</sub> ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER REGISTER (n = 0-2)**

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

**Legend:**

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared

x = Bit is unknown

bit 15-0      **EID<15:0>**: Extended Identifier bits

1 = Includes bit, EID<sub>x</sub>, in filter comparison  
0 = EID<sub>x</sub> bit is a don't care in filter comparison

**REGISTER 21-24: CxRXOVF1: ECANx RECEIVE BUFFER OVERFLOW REGISTER 1**

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15	bit 8						

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7  | bit 0  |        |        |        |        |        |        |

<b>Legend:</b>	C = Writable bit, but only '0' can be written to clear the bit
R = Readable bit	W = Writable bit
-n = Value at POR	U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0      **RXOVF<15:0>:** Receive Buffer n Overflow bits  
 1 = Module attempted to write to a full buffer (set by module)  
 0 = No overflow condition (cleared by user software)

**REGISTER 21-25: CxRXOVF2: ECANx RECEIVE BUFFER OVERFLOW REGISTER 2**

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  | bit 8   |         |         |         |         |         |         |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   | bit 0   |         |         |         |         |         |         |

<b>Legend:</b>	C = Writable bit, but only '0' can be written to clear the bit
R = Readable bit	W = Writable bit
-n = Value at POR	U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0      **RXOVF<31:16>:** Receive Buffer n Overflow bits  
 1 = Module attempted to write to a full buffer (set by module)  
 0 = No overflow condition (cleared by user software)

FIGURE 25-4: USER-PROGRAMMABLE BLANKING FUNCTION BLOCK DIAGRAM





FIGURE 25-5: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM




**TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)**


DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
DI60a	IICL	<b>Input Low Injection Current</b>	0	—	-5 <sup>(4,7)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7
DI60b	IICH	<b>Input High Injection Current</b>	0	—	+5 <sup>(5,6,7)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins <sup>(6)</sup>
DI60c	ΣIICT	<b>Total Input Injection Current (sum of all I/O and control pins)</b>	-20 <sup>(8)</sup>	—	+20 <sup>(8)</sup>	mA	Absolute instantaneous sum of all ± input injection currents from all I/O pins (   IICL +   IICH   ) ≤ ΣIICT

- Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- 2:** Negative current is defined as current sourced by the pin.
- 3:** See the “Pin Diagrams” section for the 5V tolerant I/O pins.
- 4:** VIL source < (Vss – 0.3). Characterized but not tested.
- 5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V.
- 7:** Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 8:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

**FIGURE 30-32: I<sup>2</sup>C<sub>x</sub> BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)**



**FIGURE 30-33: I<sup>2</sup>C<sub>x</sub> BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)**



## 31.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40°C to +150°C are identical to those shown in **Section 30.0 “Electrical Characteristics”** for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 30.0 “Electrical Characteristics”** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias <sup>(2)</sup> .....	-40°C to +150°C
Storage temperature .....	-65°C to +160°C
Voltage on VDD with respect to Vss .....	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(3)</sup> .....	-0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(3)</sup> .....	-0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 3.0V <sup>(3)</sup> .....	-0.3V to 5.5V
Maximum current out of Vss pin .....	60 mA
Maximum current into VDD pin <sup>(4)</sup> .....	60 mA
Maximum junction temperature .....	+155°C
Maximum current sourced/sunk by any 4x I/O pin .....	10 mA
Maximum current sourced/sunk by any 8x I/O pin .....	15 mA
Maximum current sunk by all ports combined .....	70 mA
Maximum current sourced by all ports combined <sup>(4)</sup> .....	70 mA

**Note 1:** Stresses above those listed under “Absolute Maximum Ratings” can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

**2:** AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.

**3:** Refer to the “**Pin Diagrams**” section for 5V tolerant pins.

**4:** Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).

### 31.1 High-Temperature DC Characteristics

**TABLE 31-1: OPERATING MIPS VS. VOLTAGE**

Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	Max MIPS
			dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X
HDC5	3.0 to 3.6V <sup>(1)</sup>	-40°C to +150°C	40




**Note 1:** Device is functional at  $V_{BORMIN} < VDD < V_{DDMIN}$ . Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

**TABLE 31-2: THERMAL OPERATING CONDITIONS**

Rating	Symbol	Min	Typ	Max	Unit
High-Temperature Devices					
Operating Junction Temperature Range	T <sub>J</sub>	-40	—	+155	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40	—	+150	°C
Power Dissipation:					
Internal Chip Power Dissipation: $P_{INT} = VDD \times (IDD - \Sigma IOH)$	P <sub>D</sub>		P <sub>INT</sub> + P <sub>I/O</sub>		W
I/O Pin Power Dissipation: $I/O = \sum (\{VDD - VOH\} \times IOH) + \sum (VOL \times IOL)$					
Maximum Allowed Power Dissipation	P <sub>DMAX</sub>		(T <sub>J</sub> - T <sub>A</sub> )/θ <sub>JA</sub>		W


**TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$					
Parameter No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions	
<b>Operating Voltage</b>								
HDC10	Supply Voltage							
	VDD	—	3.0	3.3	3.6	V	-40°C to +150°C	

**FIGURE 32-9: TYPICAL FRC FREQUENCY @ VDD = 3.3V****FIGURE 32-11: TYPICAL CTMU TEMPERATURE DIODE FORWARD VOLTAGE****FIGURE 32-10: TYPICAL LPRC FREQUENCY @ VDD = 3.3V**


**36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



**36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	36		
Number of Pins per Side	ND	10		
Number of Pins per Side	NE	8		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

**TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)**

Section Name	Update Description
<b>Section 16.0 “High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)”</b>	Updated the High-Speed PWM Module Register Interconnection Diagram (see Figure 16-2). Added the TRGCONx and TRIGx registers (see Register 16-12 and Register 16-14, respectively).
<b>Section 21.0 “Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)”</b>	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
<b>Section 22.0 “Charge Time Measurement Unit (CTMU)”</b>	Updated the IRNG<1:0> bit value definitions and added Note 2 in the CTMU Current Control Register (see Register 22-3).
<b>Section 25.0 “Op amp/Comparator Module”</b>	Updated the Op amp/Comparator I/O Operating Modes Diagram (see Figure 25-1). Updated the User-programmable Blanking Function Block Diagram (see Figure 25-3). Updated the Digital Filter Interconnect Block Diagram (see Figure 25-4). Added <b>Section 25.1 “Op amp Application Considerations”</b> . Added Note 2 to the Comparator Control Register (see Register 25-2). Updated the bit definitions in the Comparator Mask Gating Control Register (see Register 25-5).
<b>Section 27.0 “Special Features”</b>	Updated the FICD Configuration Register, updated Note 1, and added Note 3 in the Configuration Byte Register Map (see Table 27-1). Added <b>Section 27.2 “User ID Words”</b> .
<b>Section 30.0 “Electrical Characteristics”</b>	Updated the following Absolute Maximum Ratings: <ul style="list-style-type: none"><li>• Maximum current out of Vss pin</li><li>• Maximum current into VDD pin</li></ul> Added Note 1 to the Operating MIPS vs. Voltage (see Table 30-1). Updated all Idle Current (I <sub>IDLE</sub> ) Typical and Maximum DC Characteristics values (see Table 30-7). Updated all Doze Current (I <sub>DOZE</sub> ) Typical and Maximum DC Characteristics values (see Table 30-9). Added Note 2, removed Parameter CM24, updated the Typical values Parameters CM10, CM20, CM21, CM32, CM41, CM44, and CM45, and updated the Minimum values for CM40 and CM41, and the Maximum value for CM40 in the AC/DC Characteristics: Op amp/Comparator (see Table 30-14). Updated Note 2 and the Typical value for Parameter VR310 in the Op amp/Comparator Reference Voltage Settling Time Specifications (see Table 30-15). Added Note 1, removed Parameter VRD312, and added Parameter VRD314 to the Op amp/Comparator Voltage Reference DC Specifications (see Table 30-16). Updated the Minimum, Typical, and Maximum values for Internal LPRC Accuracy (see Table 30-22). Updated the Minimum, Typical, and Maximum values for Parameter SY37 in the Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer Timing Requirements (see Table 30-24). The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-35)

DMAxSTAH (DMA Channel x Start Address A, High) .....	144
DMAxSTAL (DMA Channel x Start Address A, Low) .....	144
DMAxSTBH (DMA Channel x Start Address B, High) .....	145
DMAxSTBL (DMA Channel x Start Address B, Low) .....	145
DSADRH (DMA Most Recent RAM High Address) .....	147
DSADRL (DMA Most Recent RAM Low Address) .....	147
DTRx (PWMx Dead-Time) .....	238
FCLCONx (PWMx Fault Current-Limit Control) .....	243
I2CxCON (I2Cx Control) .....	276
I2CxMSK (I2Cx Slave Mode Address Mask) .....	280
I2CxSTAT (I2Cx Status) .....	278
ICxCON1 (Input Capture x Control 1) .....	215
ICxCON2 (Input Capture x Control 2) .....	216
INDX1CNTH (Index Counter 1 High Word) .....	259
INDX1CNTL (Index Counter 1 Low Word) .....	259
INDX1HLD (Index Counter 1 Hold) .....	260
INT1HLHD (Interval 1 Timer Hold High Word) .....	264
INT1HLDL (Interval 1 Timer Hold Low Word) .....	264
INT1TMRH (Interval 1 Timer High Word) .....	263
INT1TMRL (Interval 1 Timer Low Word) .....	263
INTCON1 (Interrupt Control 1) .....	134
INTCON2 (Interrupt Control 2) .....	136
INTCON3 (Interrupt Control 3) .....	137
INTCON4 (Interrupt Control 4) .....	137
INTTREG (Interrupt Control and Status) .....	138
IOCONx (PWMx I/O Control) .....	240
LEBCONx (PWMx Leading-Edge Blanking Control) .....	245
LEBDLYx (PWMx Leading-Edge Blanking Delay) .....	246
MDC (PWMx Master Duty Cycle) .....	234
NVMADRH (Nonvolatile Memory Address High) .....	122
NVMADRL (Nonvolatile Memory Address Low) .....	122
NVMCON (Nonvolatile Memory (NVM) Control) .....	121
NVMKEY (Nonvolatile Memory Key) .....	122
OCxCON1 (Output Compare x Control 1) .....	221
OCxCON2 (Output Compare x Control 2) .....	223
OSCCON (Oscillator Control) .....	156
OSCTUN (FRC Oscillator Tuning) .....	161
PDCx (PWMx Generator Duty Cycle) .....	237
PHASEx (PWMx Primary Phase-Shift) .....	237
PLLFB (PLL Feedback Divisor) .....	160
PMD1 (Peripheral Module Disable Control 1) .....	166
PMD2 (Peripheral Module Disable Control 2) .....	168
PMD3 (Peripheral Module Disable Control 3) .....	169
PMD4 (Peripheral Module Disable Control 4) .....	169
PMD6 (Peripheral Module Disable Control 6) .....	170
PMD7 (Peripheral Module Disable Control 7) .....	171
POS1CNTH (Position Counter 1 High Word) .....	258
POS1CNTL (Position Counter 1 Low Word) .....	258
POS1HLD (Position Counter 1 Hold) .....	258
PTCON (PWMx Time Base Control) .....	230
PTCON2 (PWMx Primary Master Clock Divider Select 2) .....	232
PTGADJ (PTG Adjust) .....	348
PTGBTE (PTG Broadcast Trigger Enable) .....	343
PTGC0LIM (PTG Counter 0 Limit) .....	346
PTGC1LIM (PTG Counter 1 Limit) .....	347
PTGCON (PTG Control) .....	342
PTGCST (PTG Control/Status) .....	340
PTGHOLD (PTG Hold) .....	347
PTGL0 (PTG Literal 0) .....	348
PTGQPTR (PTG Step Queue Pointer) .....	349
PTGQUEx (PTG Step Queue x) .....	349
PTGSDLIM (PTG Step Delay Limit) .....	346
PTGT0LIM (PTG Timer0 Limit) .....	345
PTGT1LIM (PTG Timer1 Limit) .....	345
PTPER (PWMx Primary Master Time Base Period) .....	233
PWMCONx (PWMx Control) .....	235
QE11CON (QE11 Control) .....	252
QE11GECH (QE11 Greater Than or Equal Compare High Word) .....	262
QE11GECL (QE11 Greater Than or Equal Compare Low Word) .....	262
QE11ICH (QE11 Initialization/Capture High Word) .....	260
QE11ICL (QE11 Initialization/Capture Low Word) .....	260
QE11IOC (QE11 I/O Control) .....	254
QE11LECH (QE11 Less Than or Equal Compare High Word) .....	261
QE11LECL (QE11 Less Than or Equal Compare Low Word) .....	261
QE11STAT (QE11 Status) .....	256
RCON (Reset Control) .....	125
REFOCON (Reference Oscillator Control) .....	162
RPINR0 (Peripheral Pin Select Input 0) .....	183
RPINR1 (Peripheral Pin Select Input 1) .....	184
RPINR11 (Peripheral Pin Select Input 11) .....	187
RPINR12 (Peripheral Pin Select Input 12) .....	188
RPINR14 (Peripheral Pin Select Input 14) .....	189
RPINR15 (Peripheral Pin Select Input 15) .....	190
RPINR18 (Peripheral Pin Select Input 18) .....	191
RPINR19 (Peripheral Pin Select Input 19) .....	191
RPINR22 (Peripheral Pin Select Input 22) .....	192
RPINR23 (Peripheral Pin Select Input 23) .....	193
RPINR26 (Peripheral Pin Select Input 26) .....	193
RPINR3 (Peripheral Pin Select Input 3) .....	184
RPINR37 (Peripheral Pin Select Input 37) .....	194
RPINR38 (Peripheral Pin Select Input 38) .....	195
RPINR39 (Peripheral Pin Select Input 39) .....	196
RPINR7 (Peripheral Pin Select Input 7) .....	185
RPINR8 (Peripheral Pin Select Input 8) .....	186
RPOR0 (Peripheral Pin Select Output 0) .....	197
RPOR1 (Peripheral Pin Select Output 1) .....	197
RPOR2 (Peripheral Pin Select Output 2) .....	198
RPOR3 (Peripheral Pin Select Output 3) .....	198
RPOR4 (Peripheral Pin Select Output 4) .....	199
RPOR5 (Peripheral Pin Select Output 5) .....	199
RPOR6 (Peripheral Pin Select Output 6) .....	200
RPOR7 (Peripheral Pin Select Output 7) .....	200
RPOR8 (Peripheral Pin Select Output 8) .....	201
RPOR9 (Peripheral Pin Select Output 9) .....	201
SEVTCMP (PWMx Primary Special Event Compare) .....	233
SPIxCON1 (SPIx Control 1) .....	270
SPIxCON2 (SPIx Control 2) .....	272
SPIxSTAT (SPIx Status and Control) .....	268
SR (CPU STATUS) .....	40, 132
T1CON (Timer1 Control) .....	205
TRGCONx (PWMx Trigger Control) .....	239
TRIGx (PWMx Primary Trigger Compare Value) .....	242
TxCON (Timer2 and Timer4 Control) .....	210

---

## Worldwide Sales and Service

---

**AMERICAS**

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/>  
support  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**

Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**

Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

**ASIA/PACIFIC**

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**

Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**

Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**

Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**

Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**

Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**

Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**

Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**

Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**

Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**

Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**

Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**

Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**

Tel: 86-756-3210040  
Fax: 86-756-3210049

**ASIA/PACIFIC**

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**

Tel: 91-11-4160-8631

Fax: 91-11-4160-8632

**India - Pune**

Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Osaka**

Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**

Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**

Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**

Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**

Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**

Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**

Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**

Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**

Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**

Tel: 886-7-213-7828  
Fax: 886-7-330-9305

**Taiwan - Taipei**

Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**

Tel: 66-2-694-1351  
Fax: 66-2-694-1350

**EUROPE**

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820