

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep256mc204-h-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

3.7 CPU Control Registers

REGISTER	3-1: SR: Cl	PU STATUS I	REGISTER							
R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0			
0A ⁽¹⁾	OB ⁽¹⁾	SA ^(1,4)	SB ^(1,4)	OAB ⁽¹⁾	SAB ⁽¹⁾	DA ⁽¹⁾	DC			
bit 15							bit 8			
R/W-0 ^(2,3)	R/W-0 ^(2,3)	R/W-0 ^(2,3)	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
IPL2	IPL1	IPL0	RA	N	OV	Z	С			
bit 7	·	•		•			bit (
Legend:		C = Clearable	e bit							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value a	t POR	'1'= Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15	OA: Accumul	ator A Overflov	v Status bit ⁽¹⁾							
	1 = Accumula	ator A has over	flowed							
	0 = Accumula	ator A has not o	verflowed							
bit 14	OB: Accumul	ator B Overflov	v Status bit ⁽¹⁾							
	1 = Accumula	ator B has over	flowed							
		ator B has not c								
bit 13	SA: Accumul	SA: Accumulator A Saturation 'Sticky' Status bit ^(1,4)								
		ator A is saturat ator A is not sat		en saturated at	some time					
bit 12	SB: Accumul	SB: Accumulator B Saturation 'Sticky' Status bit ^(1,4)								
	1 = Accumulator B is saturated or has been saturated at some time									
bit 11		= Accumulator B is not saturated								
		OAB: OA OB Combined Accumulator Overflow Status bit ⁽¹⁾ 1 = Accumulators A or B have overflowed								
	1 = Accumulators A or B have overflowed 0 = Neither Accumulators A or B have overflowed									
bit 10		B Combined Ad			(1)					
					urated at some	time				
	0 = Neither A	ccumulators A	or B are satur	ated						
bit 9	DA: DO Loop	Active bit ⁽¹⁾								
	1 = DO loop is	s in progress								
	0 = DO loop is	s not in progres	S							
bit 8	DC: MCU AL	U Half Carry/Bo	orrow bit							
		out from the 4th sult occurred	low-order bit (for byte-sized c	lata) or 8th low-	order bit (for wo	rd-sized data			
	0 = No carry			oit (for byte-siz	ed data) or 8th	low-order bit (f	or word-size			
	his bit is available						-			
L	he IPL<2:0> bits evel. The value ir PL<3> = 1.									

REGISTER 3-1: SR: CPU STATUS REGISTER

- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- **4:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

TABLE	4-2:	CPU C	CORE RE	EGISTER	R MAP F	FOR PIC	24EPX)	XGP/M	C20X D	EVICES	ONLY							
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000								W0 (WR	EG)								xxxx
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	0008								W4									xxxx
W5	000A								W5									xxxx
W6	000C								W6									xxxx
W7	000E								W7									xxxx
W8	0010								W8									xxxx
W9	0012								W9									xxxx
W10	0014								W10									xxxx
W11	0016								W11									xxxx
W12	0018								W12									xxxx
W13	001A								W13									xxxx
W14	001C								W14									xxxx
W15	001E								W15									xxxx
SPLIM	0020								SPLIM<1	5:0>								0000
PCL	002E							P	CL<15:1>								—	0000
PCH	0030	—	-	_	_	—	—	—	—	_				PCH<6:0>				0000
DSRPAG	0032	—	-	_	_	—	—					DSRPA	G<9:0>					0001
DSWPAG	0034	_				_		_				DS	SWPAG<8:0	>				0001
RCOUNT	0036								RCOUNT<	15:0>								0000
SR	0042	_				—		—	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	VAR	_	-	-	—		—	_	-	_	—	-	IPL3	SFA	—	_	0020
DISICNT	0052	_	_							DISICNT<	:13:0>							0000
TBLPAG	0054	_	_	-	-	—		—	_				TBLPA	G<7:0>				0000
MSTRPR	0058								MSTRPR<	15:0>								0000

D I -4.0 - -

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
	—			ILR3	ILR2	ILR1	ILR0				
bit 15							bit 8				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0				
bit 7							bit C				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown					
bit 15-12	Unimplemen	ted: Read as '	0'								
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits										
	1111 = CPU Interrupt Priority Level is 15										
	•										
	•										
	0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0										
bit 7-0	VECNUM<7:0>: Vector Number of Pending Interrupt bits										
	11111111 = 255, Reserved; do not use										
	•										
	•										
	00001000 = 8 00000111 = 7 00000110 = 8 00000101 = 8 00000100 = 7 00000011 = 3	9, IC1 – Input (8, INT0 – Exter 7, Reserved; d 6, Generic soft 5, DMAC error 4, Math error tr 3, Stack error t 2, Generic hard 1, Address erro	rnal Interrupt C o not use error trap trap rap d trap or trap)							


REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPxR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U2TX	000011	RPn tied to UART2 Transmit
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Slave Select
C1TX ⁽²⁾	001110	RPn tied to CAN1 Transmit
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
C1OUT	011000	RPn tied to Comparator Output 1
C2OUT	011001	RPn tied to Comparator Output 2
C3OUT	011010	RPn tied to Comparator Output 3
SYNCO1 ⁽¹⁾	101101	RPn tied to PWM Primary Time Base Sync Output
QEI1CCMP ⁽¹⁾	101111	RPn tied to QEI 1 Counter Comparator Output
REFCLKO	110001	RPn tied to Reference Clock Output
C4OUT	110010	RPn tied to Comparator Output 4

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

11.7 **Peripheral Pin Select Registers**

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT1R<6:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	_	—
bit 7		•		•			bit 0

Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
--------	----------------------------

bit 14-8 INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 0000001 = Input tied to CMP1 0000000 = Input tied to Vss bit 7-0 Unimplemented: Read as '0'

REGISTER 17-1: QEI1CON: QEI1 CONTROL REGISTER (CONTINUED)

bit 6-4	INTDIV<2:0>: Timer Input Clock Prescale Select bits (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select) ⁽³⁾				
	<pre>111 = 1:128 prescale value 110 = 1:64 prescale value 101 = 1:32 prescale value 100 = 1:16 prescale value 011 = 1:8 prescale value 010 = 1:4 prescale value 001 = 1:2 prescale value 000 = 1:1 prescale value</pre>				
bit 3	CNTPOL: Position and Index Counter/Timer Direction Select bit 1 = Counter direction is negative unless modified by external up/down signal				
	 0 = Counter direction is positive unless modified by external up/down signal 				
bit 2	GATEN: External Count Gate Enable bit				
	 1 = External gate signal controls position counter operation 0 = External gate signal does not affect position counter/timer operation 				
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits				
	 11 = Internal Timer mode with optional external count is selected 10 = External clock count with optional external count is selected 01 = External clock count with external up/down direction is selected 00 = Quadrature Encoder Interface (x4 mode) Count mode is selected 				
Note 1:	When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.				

- 2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

19.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

19.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I²C)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – Indicates data transfer is output from the slave
	0 = Write – Indicates data transfer is input to the slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—		—	—	—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
Legend: R = Readab	la hit	W = Writable b	.it		montod bit rook	l oo 'O'					
n = Value a		'1' = Bit is set	אנ	0 = Onimpler	mented bit, read	x = Bit is unkr					
	IL POR	I = DILIS SEL			areu		IOWI				
bit 15-8	Unimplemen	ted: Read as '0	,								
bit 7	-			bit							
		IVRIE: Invalid Message Interrupt Enable bit 1 = Interrupt request is enabled									
		0 = Interrupt request is not enabled									
bit 6	WAKIE: Bus Wake-up Activity Interrupt Enable bit										
	1 = Interrupt request is enabled										
		request is not er									
bit 5	ERRIE: Error Interrupt Enable bit										
	 I = Interrupt request is enabled Interrupt request is not enabled 										
bit 4		ted: Read as '0									
bit 3	-			o hit							
DIL J		FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled									
		0 = Interrupt request is not enabled									
bit 2	RBOVIE: RX	Buffer Overflow	/ Interrupt Er	nable bit							
	1 = Interrupt	1 = Interrupt request is enabled									
	0 = Interrupt i	request is not er	nabled								
bit 1		RBIE: RX Buffer Interrupt Enable bit									
		equest is enabl									
		request is not er	nabled								
	•	•									
bit 0	TBIE: TX Buf	fer Interrupt Ena request is enabl	able bit								

REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MS	SK<1:0>	F6MSI	F6MSK<1:0>		K<1:0>	F4MS	K<1:0>
bit 15		1					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MS	SK<1:0>	F2MS	<<1:0>	F1MS	K<1:0>	F0MS	K<1:0>
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
	01 = Accept	ed ance Mask 2 reo ance Mask 1 reo ance Mask 0 reo	gisters contain	mask			
bit 13-12	F6MSK<1:0	>: Mask Source	for Filter 6 bit	s (same values	s as bits<15:14	>)	
bit 11-10	F5MSK<1:0	>: Mask Source	for Filter 5 bit	s (same values	s as bits<15:14	>)	
bit 9-8	F4MSK<1:0	>: Mask Source	for Filter 4 bit	s (same values	s as bits<15:14	>)	
bit 7-6	F3MSK<1:0	>: Mask Source	for Filter 3 bit	s (same values	s as bits<15:14	>)	
bit 5-4	F2MSK<1:0	>: Mask Source	for Filter 2 bit	s (same values	s as bits<15:14	>)	
bit 3-2	F1MSK<1:0	>: Mask Source	for Filter 1 bit	s (same values	s as bits<15:14	>)	

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-20:	CxRXMnSID: ECANx ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER
	REGISTER (n = 0-2)

		-	-						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	-	MIDE	_	EID17	EID16		
bit 7							bit C		
<u> </u>									
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-5	SID<10:0>: S	Standard Identii	fier bits						
		bit, SIDx, in filte is a don't care i							
bit 4	Unimplemer	nted: Read as '	0'						
bit 3	MIDE: Identif	fier Receive Mo	de bit						
	0 = Matches		or extended a	d or extended ac address messag SID/EID))		•			
bit 2	Unimplemer	nted: Read as '	0'						
bit 1-0	EID<17:16>:	Extended Iden	tifier bits						
		bit, EIDx, in fill is a don't care							

REGISTER 21-21: CxRXMnEID: ECANx ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER REGISTER (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	
bit 15				·			bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	
bit 7						•	bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Includes bit, EIDx, in filter comparison

0 = EIDx bit is a don't care in filter comparison

25.3 Op Amp/Comparator Registers

			C4EVT ⁽¹⁾	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT ⁽¹⁾			
	•	•				bit			
U-0	U-0	U-0	R-0	R-0	R-0	R-0			
—	_	—	C4OUT ⁽²⁾	C3OUT ⁽²⁾	C2OUT ⁽²⁾	C10UT ⁽²⁾			
						bit			
- L :		L.14							
			-						
PUR	T = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	IOWN			
	arator Stop in	Idle Mode bit							
•	•			ce enters Idle n	node				
Unimplemen	ted: Read as '	0'							
C4EVT: Op A	mp/Comparato	or 4 Event Sta	atus bit ⁽¹⁾						
1 = Op amp/comparator event occurred									
	-		cur						
0 = Comparator event did not occur									
•									
1 = Comparator event occurred									
•									
C1EVT: Com	parator 1 Even	t Status bit ⁽¹⁾							
1 = Comparator event occurred									
-			2)						
		ut Status bit ^u	2)						
$\frac{\text{When CPOL} = 0}{1 - 1}$									
1 = VIN + < VIN -									
* • • • • • • •	-								
C3OUT: Com	parator 3 Outp	ut Status bit ⁽²	2)						
	-								
	POR PSIDL: Comp 1 = Discontinues Unimplemen C4EVT: Op A 1 = Op amp/c 0 = Op amp/c 0 = Op amp/c C3EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN	e bit W = Writable POR '1' = Bit is set PSIDL: Comparator Stop in 1 = Discontinues operation of a 0 = Continues operation of a Unimplemented: Read as ' C4EVT: Op Amp/Comparator event 0 = Op amp/comparator event 0 = Op amp/comparator event 0 = Op amp/comparator event 1 = Op amp/comparator event 0 = Comparator event occur 0 = Comparator event occur 0 = Comparator event did not C2EVT: Comparator 2 Even 1 = Comparator event did not 1 = Comparator event occur 0 = Comparator event did not C1EVT: Comparator 1 Even 1 = Comparator event occur 0 = Comparator event did not C1EVT: Comparator 1 Even 1 = Comparator event occur 0 = Comparator event did not 0 = Comparator event did not Unimplemented: Read as ' C4OUT: Comparator 4 Outp When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN-	e bit W = Writable bit POR '1' = Bit is set PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparato 0 = Continues operation of all comparato Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Stat 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- C3OUT: Comparator 3 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- 0 =	C40UT ⁽²⁾ e bitW = Writable bitU = UnimplemPOR'1' = Bit is set'0' = Bit is clePSIDL: Comparator Stop in Idle Mode bit1 = Discontinues operation of all comparators when devia0 = Continues operation of all comparators in Idle modeUnimplemented: Read as '0'C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred0 = Op amp/comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurC2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred0 = Comparator event did not occurC1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurUnimplemented: Read as '0'C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0:1 = VIN+ < VIN-	- - C4OUT ⁽²⁾ C3OUT ⁽²⁾ e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle n 0 = Continues operation of all comparators in Idle mode Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ < VIN-	- - C4OUT ⁽²⁾ C3OUT ⁽²⁾ C2OUT ⁽²⁾ e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all comparators when device enters Idle mode 0 = Continues operation of all comparators in Idle mode Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾ 1 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit ⁽¹⁾ 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit ⁽²⁾ When CPOL = 0: 1 = VIN+ < VIN-			

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits⁽¹⁾
 - 11 = VIN- input of comparator connects to OA3/AN6
 - 10 = VIN- input of comparator connects to OA2/AN0
 - 01 = VIN- input of comparator connects to OA1/AN3
 - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

NOTES:

DC CHA	RACTER	ISTICS	(unless		ise state	d) -40°C :	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C
D131	Vpr	VDD for Read	3.0	—	3.6	V	
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V	
D134	TRETD	Characteristic Retention	20	_		Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10		mA	
D136	IPEAK	Instantaneous Peak Current During Start-up	—	—	150	mA	
D137a	TPE	Page Erase Time	17.7	—	22.9	ms	TPE = 146893 FRC cycles, TA = +85°C (See Note 3)
D137b	Тре	Page Erase Time	17.5	—	23.1	ms	TPE = 146893 FRC cycles, TA = +125°C (See Note 3)
D138a	Tww	Word Write Cycle Time	41.7	—	53.8	μs	Tww = 346 FRC cycles, TA = +85°C (See Note 3)
D138b	Tww	Word Write Cycle Time	41.2	—	54.4	μs	Tww = 346 FRC cycles, TA = +125°C (See Note 3)

TABLE 30-14: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.


2: Parameter characterized but not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 011111 (for Minimum), TUN<5:0> = 100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

AC CHARA	CTERISTICS		Standard Operating (unless otherwise s Operating temperate	,			
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP	
15 MHz	Table 30-42	_	_	0,1	0,1	0,1	
10 MHz	_	Table 30-43	—	1	0,1	1	
10 MHz	—	Table 30-44	—	0	0,1	1	
15 MHz	—	—	Table 30-45	1	0	0	
11 MHz	—	—	Table 30-46	1	1	0	
15 MHz	_	—	Table 30-47	0	1	0	
11 MHz	_	_	Table 30-48	0	0	0	

TABLE 30-41: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY


FIGURE 30-22: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



33.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			INCHES			
Dimension	Dimension Limits			MAX			
Number of Pins	Ν		28				
Pitch	е		.100 BSC				
Top to Seating Plane	Α	-	-	.200			
Molded Package Thickness	A2	.120	.135	.150			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.290	.310	.335			
Molded Package Width	E1	.240	.285	.295			
Overall Length	D	1.345	1.365	1.400			
Tip to Seating Plane	L	.110	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.040	.050	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	_	-	.430			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	1.27 BSC		
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	Е	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν	28			
Pitch	е	0.65 BSC			
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.70	
Terminal Width	b	0.23	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 $\label{eq:REF:Reference} \ensuremath{\mathsf{REF:}} \ensuremath{\mathsf{Reference}}\xspace \ensuremath{\mathsf{Dimension}}, \ensuremath{\mathsf{usually}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace, \ensuremath{\mathsf{for}}\xspace \ensuremath{\mathsf{oterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{rescale}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{$

Microchip Technology Drawing C04-124C Sheet 2 of 2