

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·XF

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 60 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 32KB (10.7K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 6x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 150°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep32gp202-h-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
| | product page using the link above, enter |
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

3.6.1 KEY RESOURCES

- "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools









4.4 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND dsPIC33EPXXXGP50X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|--------|--------|--------|-------------|------------|--------|-------|------------|--------|-------|--------|---------|----------|----------|-------|-------|---------------|
| W0 | 0000 | | | | | | | | W0 (WR | EG) | | | | | | | | xxxx |
| W1 | 0002 | | | | | | | | W1 | | | | | | | | | xxxx |
| W2 | 0004 | | | | | | | | W2 | | | | | | | | | xxxx |
| W3 | 0006 | | | | | | | | W3 | | | | | | | | | xxxx |
| W4 | 8000 | | | | | | | | W4 | | | | | | | | | xxxx |
| W5 | 000A | | | | | | | | W5 | | | | | | | | | xxxx |
| W6 | 000C | | | | | | | | W6 | | | | | | | | | xxxx |
| W7 | 000E | | | | | | | | W7 | | | | | | | | | xxxx |
| W8 | 0010 | | | | | | | | W8 | | | | | | | | | xxxx |
| W9 | 0012 | | W9 x: | | | | | | | | | | | xxxx | | | | |
| W10 | 0014 | | W10 xx | | | | | | | | | | xxxx | | | | | |
| W11 | 0016 | | W11 x: | | | | | | | | | xxxx | | | | | | |
| W12 | 0018 | | | | | | | | W12 | | | | | | | | | xxxx |
| W13 | 001A | | | | | | | | W13 | | | | | | | | | xxxx |
| W14 | 001C | | | | | | | | W14 | | | | | | | | | xxxx |
| W15 | 001E | | | | | | | | W15 | | | | | | | | | xxxx |
| SPLIM | 0020 | | | | | | | | SPLI | Л | | | | | | | | 0000 |
| ACCAL | 0022 | | | | | | | | ACCA | L | | | | | | | | 0000 |
| ACCAH | 0024 | | | | | | | | ACCA | н | | | | | | | | 0000 |
| ACCAU | 0026 | | | Się | gn Extensio | n of ACCA< | 39> | | | | | | AC | CAU | | | | 0000 |
| ACCBL | 0028 | | | | | | | | ACCB | L | | | | | | | | 0000 |
| ACCBH | 002A | | | | | | | | ACCB | н | | | | | | | | 0000 |
| ACCBU | 002C | | | Się | gn Extensio | n of ACCB< | 39> | | | | | | AC | CBU | | | | 0000 |
| PCL | 002E | | | | | | | P | CL<15:0> | | | | | | | | — | 0000 |
| PCH | 0030 | _ | — | — | — | _ | - | — | — | — | | | | PCH<6:0> | | | | 0000 |
| DSRPAG | 0032 | _ | — | — | — | _ | - | | | | | DSRPAC | G<9:0> | | | | | 0001 |
| DSWPAG | 0034 | _ | — | — | — | _ | - | — | | | | DS | WPAG<8: | 0> | | | | 0001 |
| RCOUNT | 0036 | | | | | | | | RCOUNT< | :15:0> | | | | | | | | 0000 |
| DCOUNT | 0038 | | | | | | | | DCOUNT< | :15:0> | | | | | | | | 0000 |
| DOSTARTL | 003A | | | | | | | DOS | TARTL<15:1 | > | | | | | | | — | 0000 |
| DOSTARTH | 003C | _ | _ | _ | _ | — | _ | _ | _ | _ | _ | | | DOSTAF | RTH<5:0> | | | 0000 |
| DOENDL | 003E | | | | | | | DO | ENDL<15:1> | > | | | | | | | _ | 0000 |
| DOENDH | 0040 | _ | _ | — | — | — | _ | _ | — | _ | _ | | | DOEND |)H<5:0> | | | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: SPI1 AND SPI2 REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|----------|-------|---|--------|---------|--------|--------|--------|------------|--------------|-------------|-------------|--------|-------|------------|-------|--------|--------|---------------|
| SPI1STAT | 0240 | SPIEN | — | SPISIDL | — | — | : | SPIBEC<2:0 | > | SRMPT | SPIROV | SRXMPT | | SISEL<2:0> | | SPITBF | SPIRBF | 0000 |
| SPI1CON1 | 0242 | _ | _ | _ | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | | SPRE<2:0> | | PPRE | <1:0> | 0000 |
| SPI1CON2 | 0244 | FRMEN | SPIFSD | FRMPOL | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | _ | FRMDLY | SPIBEN | 0000 |
| SPI1BUF | 0248 | | | | | | | SPI1 Tra | ansmit and F | Receive Buf | fer Registe | r | | | | | | 0000 |
| SPI2STAT | 0260 | SPIEN | — | SPISIDL | — | — | : | SPIBEC<2:0 |)> | SRMPT | SPIROV | SRXMPT | | SISEL<2:0> | | SPITBF | SPIRBF | 0000 |
| SPI2CON1 | 0262 | _ | — | | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | | SPRE<2:0> | | PPRE | <1:0> | 0000 |
| SPI2CON2 | 0264 | FRMEN | SPIFSD | FRMPOL | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | _ | FRMDLY | SPIBEN | 0000 |
| SPI2BUF | 0268 | SPI2 Transmit and Receive Buffer Register 000 | | | | | | | | | | | 0000 | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| REGISTER 5-2: NV | MADRH: NONVOLATILE MEMORY ADDRESS REGISTER HIGH |
|------------------|---|
|------------------|---|

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
|--|--|-------|-------|----------|-------|-----------------|-------|--|--|--|--|
| — | — | — | — | — | — | — | _ | | | | |
| bit 15 | | | • | • | • | | bit 8 | | | | |
| | | | | | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | |
| | | | NVMAD | R<23:16> | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | | | |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is | | | | | | x = Bit is unki | nown | | | | |
| | | | | | | | | | | | |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADR<23:16>:** Nonvolatile Memory Write Address High bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-3: NVMADRL: NONVOLATILE MEMORY ADDRESS REGISTER LOW

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
| | | | NVMA | DR<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | NVMA | DR<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimpler | mented bit, rea | id as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |

bit 15-0 NVMADR<15:0>: Nonvolatile Memory Write Address Low bits

Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------|-----|------------------|------|------------------|-----------------|----------------|-------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 | W-0 |
| | | | NVMK | EY<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, rea | d as '0' | |
| -n = Value at F | POR | '1' = Bit is set | ٤ | '0' = Bit is cle | eared | x = Bit is unk | nown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 8-9: DSADRH: DMA MOST RECENT RAM HIGH ADDRESS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|----------------|-----|-----------------|-------|--------------|------------------|--------|-------|
| — | _ | — | — | _ | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | DSADR | <23:16> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable I | bit | W = Writable bi | t | U = Unimpler | mented bit, read | as '0' | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR<23:16>: Most Recent DMA Address Accessed by DMA bits

REGISTER 8-10: DSADRL: DMA MOST RECENT RAM LOW ADDRESS REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-----------------|-----|------------------|------|---------------------|--------------|--------------------|-------|
| | | | DSAI | DR<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| | | | DSA | DR<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bit | | U = Unimplemer | nted bit, re | ad as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cleare | d | x = Bit is unknown | |

bit 15-0 DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits

9.3 Oscillator Control Registers

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

| 11-0 | R-0 | R-0 | R-0 | U-O | R/W-v | R/W-v | R/W-v | | | | | | |
|------------|--|--|------------------------------------|-----------------------------------|--|--------------------------------------|-------------------------------|--|--|--|--|--|--|
| | COSC2 | COSC1 | COSCO | _ | NOSC2 ⁽²⁾ | NOSC1 ⁽²⁾ | NOSCO ⁽²⁾ | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | | | |
| | | | | | | | | | | | | | |
| R/W-0 | R/W-0 | R-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | | | | | | |
| CLKLOC | CK IOLOCK | LOCK | | CF ⁽³⁾ | | — | OSWEN | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | | |
| | | | (| | | | | | | | | | |
| Legend: | - h l - h :4 | y = Value set | from Configur | ation bits on P | 'OR | (0) | | | | | | | |
| | | nented bit, read | as u | | | | | | | | | | |
| -n = value | alpor | I = BILIS Set | | 0 = Bit is cle | ared | | IOWN | | | | | | |
| bit 15 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | | |
| bit 14-12 | COSC<2:0>: | Current Oscilla | ator Selection | bits (read-only | ') | | | | | | | | |
| | 111 = Fast R(| C Oscillator (F | RC) with Divid | le-by-n | , | | | | | | | | |
| | 110 = Fast R | 110 = Fast RC Oscillator (FRC) with Divide-by-16 | | | | | | | | | | | |
| | 101 = Low-Po | L01 = Low-Power RC Oscillator (LPRC) | | | | | | | | | | | |
| | 011 = Primary | v Oscillator (X | r, HS, EC) wit | h PLL | | | | | | | | | |
| | 010 = Primary | y Oscillator (X | r, HS, EC) | | | | | | | | | | |
| | 001 = Fast R 000 = Fast R | C Oscillator (F C Oscillator (F | RC) with Divid RC) | le-by-N and PL | L (FRCPLL) | | | | | | | | |
| bit 11 | Unimplemen | ted: Read as ' | 0' | | | | | | | | | | |
| bit 10-8 | NOSC<2:0>: | New Oscillator | Selection bits | _S (2) | | | | | | | | | |
| | 111 = Fast R | C Oscillator (F | RC) with Divid | le-by-n | | | | | | | | | |
| | 110 = Fast R | C Oscillator (F | RC) with Divic | le-by-16 | | | | | | | | | |
| | 101 - Low-PC 100 = Reserv | ed | | | | | | | | | | | |
| | 011 = Primary | y Oscillator (X | r, HS, EC) wit | h PLL | | | | | | | | | |
| | 010 = Primary | y Oscillator (X | r, HS, EC) | | | | | | | | | | |
| | 001 = Fast R0 000 = Fast R0 | C Oscillator (FI | RC) with Divid RC) | Ie-by-N and PL | L (FRCPLL) | | | | | | | | |
| bit 7 | CLKLOCK: C | lock Lock Ena | ble bit | | | | | | | | | | |
| | 1 = If (FCKS | M0 = 1), then c | lock and PLL | configurations | are locked; if (F | CKSM0 = 0), t | hen clock and | | | | | | |
| | 0 = Clock and | d PLL selection | ns are not lock | ked, configurat | ions may be mo | dified | | | | | | | |
| bit 6 | IOLOCK: I/O | Lock Enable b | it | | | | | | | | | | |
| | 1 = I/O lock is | active | | | | | | | | | | | |
| | 0 = I/O lock is | not active | / I I \ | | | | | | | | | | |
| bit 5 | LOCK: PLL L | ock Status bit | (read-only) | ant un tincaria | a atiafia d | | | | | | | | |
| | 1 = indicates 0 = Indicates | that PLL is in | t of lock, start | -up timer is -up timer is in | progress or PLL | is disabled | | | | | | | |
| Note 1: | Writes to this regis | ter require an e erence Manual | unlock sequer " (available fro | nce. Refer to " om the Microch | Oscillator" (DS ip web site) for | 70580) in the <i>"</i> o details. | dsPIC33/ | | | | | | |
| 2: | Direct clock switch This applies to cloc | es between an ck switches in o | y primary osci either direction | llator mode wit | h PLL and FRC ances, the appli | PLL mode are r cation must sw | not permitted. itch to FRC | | | | | | |
| | moue as a transitio | nai Clock Sour | | IE IWO PLL IIIO | u c s. | | | | | | | | |

3: This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | | | |
|------------|-------------------------------|---|---------------------------------|-------------------------------|------------------------|-----------------|----------------|--|--|--|
| | | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSEL0 | _ | ENFLTB | | | |
| bit 15 | | | | | | | bit 8 | | | |
| | | | | | | | | | | |
| R/W-0 | U-0 | R/W-0, HSC | R/W-0, HSC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| ENFLTA | | OCFLTB | OCFLTA | TRIGMODE | OCM2 | OCM1 | OCM0 | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | HSC = Hardw | are Settable/Cl | earable bit | | | | | | |
| R = Reada | ible bit | W = Writable I | bit | U = Unimplem | nented bit, read | as '0' | | | | |
| -n = Value | at POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown | | | |
| | | | | | | | | | | |
| bit 15-14 | Unimplemen | ted: Read as '0 |)' | | | | | | | |
| bit 13 | OCSIDL: Out | tput Compare x | Stop in Idle Mo | de Control bit | | | | | | |
| | 1 = Output C | compare x Halts | in CPU Idle me | ode via CDU Idia m | odo | | | | | |
| bit 12 10 | | | nues lo operale | | oue | | | | | |
| DIL 12-10 | 111 = Perinh | eral clock (Ep) | pare x Clock S | | | | | | | |
| | 110 = Reserv | /ed | | | | | | | | |
| | 101 = PTGO | x clock ⁽²⁾ | | | | | | | | |
| | 100 = T1CLK | is the clock so | urce of the OC | k (only the sync | hronous clock | is supported) | | | | |
| | 011 = 15CLK | is the clock sou | urce of the OC | х ~ | | | | | | |
| | 010 = T4CLK 001 = T3CLK | is the clock so | urce of the OC | x X | | | | | | |
| | 000 = T2CLK | is the clock so | urce of the OC | ĸ | | | | | | |
| bit 9 | Unimplemen | ted: Read as '0 |)' | | | | | | | |
| bit 8 | ENFLTB: Fau | ult B Input Enab | le bit | | | | | | | |
| | 1 = Output C 0 = Output C | compare Fault B compare Fault B | input (OCFB) input (OCFB) | is enabled is disabled | | | | | | |
| bit 7 | ENFLTA: Fau | ult A Input Enabl | le bit | | | | | | | |
| | 1 = Output C | ompare Fault A | input (OCFA) | is enabled | | | | | | |
| | 0 = Output C | ompare Fault A | input (OCFA) | is disabled | | | | | | |
| bit 6 | Unimplemen | ted: Read as '0 |)' | | | | | | | |
| bit 5 | OCFLTB: PW | M Fault B Cond | dition Status bit | | | | | | | |
| | 1 = PWM Fa 0 = No PWM | ult B condition of Fault B condition | on OCFB pin ha on on OCFB pi | as occurred n has occurred | | | | | | |
| bit 4 | OCFLTA: PW | /M Fault A Cond | dition Status bit | | | | | | | |
| | 1 = PWM Fa | ult A condition of | on OCFA pin ha | as occurred | | | | | | |
| | 0 = No PWM | I Fault A condition | on on OCFA pi | n has occurred | | | | | | |
| Note 1: | OCxR and OCxF | RS are double-b | ouffered in PWN | A mode only. | | | | | | |
| 2: | Each Output Cor | mpare x module | (OCx) has one | PTG clock sou | urce. See Secti | on 24.0 "Perip | oheral Trigger | | | |
| | Generator (PTG PTGO4 = OC1 |) wodule" for r | nore informatio | n. | | | | | | |
| | PTGO5 = OC2 | | | | | | | | | |
| | PTGO6 = OC3 | | | | | | | | | |
| | PTGO7 = OC4 | | PTGO7 = OC4 | | | | | | | |

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
|------------------------------------|-------|-------|------------|---|-------|-------|-------|--|--|--|--|
| — | _ | | DTRx<13:8> | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | |
| | | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | | | DTR | 2x<7:0> | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable bit W = Writable bit | | | oit | U = Unimplemented bit, read as '0' | | | | | | | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is cleared x = Bit is unknown | | | | | | | |

REGISTER 16-10: DTRx: PWMx DEAD-TIME REGISTER

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 16-11: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|-----------------------------------|-------|------------------|---------------|---|-------|-------|-------|--|--|--|
| — | — | | ALTDTRx<13:8> | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | ALTDT | Rx<7:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | | | | |
| -n = Value at P | POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | | | | |

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 17-7: VEL1CNT: VELOCITY COUNTER 1 REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|--|--------------|-------|-------|--------------|------------------------------------|-------|-------|--|--|--|
| | | | VELC | NT<15:8> | | | | | | |
| bit 15 | bit 15 bit 8 | | | | | | | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | VELC | NT<7:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable bit W = Writable bit U = | | | | U = Unimplem | U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown | | | | | | nown | | | | |

bit 15-0 VELCNT<15:0>: Velocity Counter bits

REGISTER 17-8: INDX1CNTH: INDEX COUNTER 1 HIGH WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|----------------|--------------|-------|-------|-------|-------|-------|-------|--|--|--|
| INDXCNT<31:24> | | | | | | | | | | |
| bit 15 | bit 15 bit 8 | | | | | | | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| INDXCNT<23:16> | | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

REGISTER 17-9: INDX1CNTL: INDEX COUNTER 1 LOW WORD REGISTER

'1' = Bit is set

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|--|--------------|-------|-------|----------|-------|-------|-------|--|--|--|
| | | | INDXC | NT<15:8> | | | | | | |
| bit 15 | bit 15 bit 8 | | | | | | | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | INDXC | NT<7:0> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | | | |

'0' = Bit is cleared

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

-n = Value at POR

x = Bit is unknown

19.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

| Note: | In the event you are not able to access the |
|-------|---|
| | product page using the link above, enter |
| | this URL in your browser: |
| | http://www.microchip.com/wwwproducts/ |
| | Devices.aspx?dDocName=en555464 |

19.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I²C)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER (CONTINUED)

- C2OUT: Comparator 2 Output Status bit⁽²⁾ bit 1 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -C10UT: Comparator 1 Output Status bit⁽²⁾ bit 0 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -
- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

| Bit Field | Description |
|-----------------------|---|
| WDTPRE | Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32 |
| WDTPOST<3:0> | Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • • |
| WDTWIN<1:0> | Watchdog Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period |
| ALTI2C1 | Alternate I2C1 pin 1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins |
| ALTI2C2 | Alternate I2C2 pin 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins |
| JTAGEN ⁽²⁾ | JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled |
| ICS<1:0> | ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use |

TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles ⁽²⁾ | Status Flags Affected |
|--------------------|----------------------|--------|--|---|---------------|-------------------------------|--------------------------|
| 25 | DAW | DAW | Wn | Wn = decimal adjust Wn | 1 | 1 | С |
| 26 | DEC | DEC | f | f = f - 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC | f,WREG | WREG = f – 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC | Ws,Wd | Wd = Ws - 1 | 1 | 1 | C,DC,N,OV,Z |
| 27 | DEC2 | DEC2 | f | f = f – 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 | f,WREG | WREG = f – 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 | Ws,Wd | Wd = Ws - 2 | 1 | 1 | C,DC,N,OV,Z |
| 28 | DISI | DISI | #lit14 | Disable Interrupts for k instruction cycles | 1 | 1 | None |
| 29 | DIV | DIV.S | Wm,Wn | Signed 16/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.SD | Wm,Wn | Signed 32/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.U | Wm,Wn | Unsigned 16/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.UD | Wm,Wn | Unsigned 32/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| 30 | DIVF | DIVF | Wm, Wn ⁽¹⁾ | Signed 16/16-bit Fractional Divide | 1 | 18 | N,Z,C,OV |
| 31 | DO | DO | #lit15,Expr ⁽¹⁾ | Do code to PC + Expr, lit15 + 1 times | 2 | 2 | None |
| | | DO | Wn, Expr ⁽¹⁾ | Do code to PC + Expr, (Wn) + 1 times | 2 | 2 | None |
| 32 | ED | ED | Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾ | Euclidean Distance (no accumulate) | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 33 | EDAC | EDAC | Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾ | Euclidean Distance | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 34 | EXCH | EXCH | Wns,Wnd | Swap Wns with Wnd | 1 | 1 | None |
| 35 | FBCL | FBCL | Ws,Wnd | Find Bit Change from Left (MSb) Side | 1 | 1 | С |
| 36 | FF1L | FF1L | Ws,Wnd | Find First One from Left (MSb) Side | 1 | 1 | С |
| 37 | FF1R | FF1R | Ws,Wnd | Find First One from Right (LSb) Side | 1 | 1 | С |
| 38 | GOTO | GOTO | Expr | Go to address | 2 | 4 | None |
| | | GOTO | Wn | Go to indirect | 1 | 4 | None |
| | | GOTO.L | Wn | Go to indirect (long address) | 1 | 4 | None |
| 39 | INC | INC | f | f = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | f,WREG | WREG = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | Ws,Wd | Wd = Ws + 1 | 1 | 1 | C,DC,N,OV,Z |
| 40 | INC2 | INC2 | f | f = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | f,WREG | WREG = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | Ws,Wd | Wd = Ws + 2 | 1 | 1 | C,DC,N,OV,Z |
| 41 | IOR | IOR | f | f = f .IOR. WREG | 1 | 1 | N,Z |
| | | IOR | f,WREG | WREG = f.IOR. WREG | 1 | 1 | N,Z |
| | | IOR | #lit10,Wn | Wd = lit10 .IOR. Wd | 1 | 1 | N,Z |
| | | IOR | Wb,Ws,Wd | Wd = Wb .IOR. Ws | 1 | 1 | N,Z |
| | | IOR | Wb,#lit5,Wd | Wd = Wb .IOR. lit5 | 1 | 1 | N,Z |
| 42 | LAC | LAC | Wso,#Slit4,Acc | Load Accumulator | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 43 | LNK | LNK | #lit14 | Link Frame Pointer | 1 | 1 | SFA |
| 44 | LSR | LSR | f | f = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | f,WREG | WREG = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | Ws,Wd | Wd = Logical Right Shift Ws | 1 | 1 | C,N,OV,Z |
| | | LSR | Wb,Wns,Wnd | Wnd = Logical Right Shift Wb by Wns | 1 | 1 | N,Z |
| | | LSR | Wb,#lit5,Wnd | Wnd = Logical Right Shift Wb by lit5 | 1 | 1 | N,Z |
| 45 | MAC | MAC | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾ | Multiply and Accumulate | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| | | MAC | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾ | Square and Accumulate | 1 | 1 | OA,OB,OAB, SA,SB,SAB |

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles ⁽²⁾ | Status Flags Affected |
|--------------------|----------------------|---------|-----------------------------|---|---------------|-------------------------------|--------------------------|
| 52 | MUL | MUL.SS | Wb,Ws,Wnd | {Wnd + 1, Wnd} = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.SS | Wb,Ws,Acc ⁽¹⁾ | Accumulator = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,Ws,Wnd | {Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,Ws,Acc ⁽¹⁾ | Accumulator = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Acc ⁽¹⁾ | Accumulator = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.US | Wb,Ws,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MUL.US | Wb,Ws,Acc ⁽¹⁾ | Accumulator = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | MUL.UU Wb,Ws,Wnd | | Wb,Ws,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws) | | 1 | None |
| | | MUL.UU | Wb,#lit5,Acc ⁽¹⁾ | Accumulator = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU | Wb,Ws,Acc ⁽¹⁾ | Accumulator = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MULW.SS | Wb,Ws,Wnd | Wnd = signed(Wb) * signed(Ws) | 1 | 1 | None |
| | | MULW.SU | Wb,Ws,Wnd | Wnd = signed(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MULW.US | Wb,Ws,Wnd | Wnd = unsigned(Wb) * signed(Ws) | 1 | 1 | None |
| | | MULW.UU | Wb,Ws,Wnd | Wnd = unsigned(Wb) * unsigned(Ws) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Wnd | {Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.SU | Wb,#lit5,Wnd | Wnd = signed(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL.UU | Wb,#lit5,Wnd | {Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| 1 | | MUL.UU | Wb,#lit5,Wnd | Wnd = unsigned(Wb) * unsigned(lit5) | 1 | 1 | None |
| | | MUL | f | W3:W2 = f * WREG | 1 | 1 | None |

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

| AC CH | ARACTERIS | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | | |
|--------------|-----------|---|--|--|------|---------------|-------|---|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min. | Тур. | Max. | Units | Conditions |
| ТВ10 | TtxH | TxCK High Time | Synchronous mode | Greater of: 20 or (TcY + 20)/N | | _ | ns | Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256) |
| TB11 | TtxL | TxCK Low Time | Synchronous mode | Greater of: 20 or (Tcy + 20)/N | _ | _ | ns | Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256) |
| TB15 | TtxP | TxCK Input Period | Synchronous mode | Greater of: 40 or (2 Tcy + 40)/N | | _ | ns | N = prescale value (1, 8, 64, 256) |
| TB20 | TCKEXTMRL | Delay from Clock Edge Increment | Delay from External TxCK Clock Edge to Timer Increment | | | 1.75 Tcy + 40 | ns | |

| TABLE 30-24: | TIMER2 AND TI | MER4 (TYPE B TIM | ER) EXTERNAL CLOC | K TIMING REQUIREMENTS |
|--------------|---------------|------------------|-------------------|-----------------------|
|--------------|---------------|------------------|-------------------|-----------------------|

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 30-25: TIMER3 AND TIMER5 (TYPE C TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | | |
|--------------------|-----------|--|---|---------------|------|---------------|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min. | Тур. | Max. | Units | Conditions |
| TC10 | TtxH | TxCK High Time | Synchronous | Tcy + 20 | — | — | ns | Must also meet Parameter TC15 |
| TC11 | TtxL | TxCK Low Time | Synchronous | Tcy + 20 | — | — | ns | Must also meet Parameter TC15 |
| TC15 | TtxP | TxCK Input Period | Synchronous, with prescaler | 2 Tcy + 40 | — | _ | ns | N = prescale value (1, 8, 64, 256) |
| TC20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | 0.75 Tcy + 40 | | 1.75 Tcy + 40 | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.



FIGURE 30-21: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

31.1 High-Temperature DC Characteristics

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

| | | | Max MIPS | | |
|----------------|----------------------------|------------------------------|---|--|--|
| Characteristic | VDD Range (in Volts) | Temperature Range (in °C) | dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X | | |
| HDC5 | 3.0 to 3.6V ⁽¹⁾ | -40°C to +150°C | 40 | | |

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

TABLE 31-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Тур | Max | Unit |
|--|--------|-------------|-------------|------|------|
| High-Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | | +155 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +150 | °C |
| Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$ | PD | Pint + Pi/o | | | W |
| Maximum Allowed Power Dissipation | PDMAX | (| TJ – TA)/θJ | IA | W |

TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ | | | | |
|--------------------|----------------|----------------|---|-----|-----|---|-----------------|
| Parameter No. | Symbol | Characteristic | Min Typ Max Units Conditions | | | | |
| Operating Voltage | | | | | | | |
| HDC10 | Supply Voltage | | | | | | |
| | Vdd | _ | 3.0 | 3.3 | 3.6 | V | -40°C to +150°C |

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | | |
|--------------------------|-------------|----------|-------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Contact Pitch | E | 0.50 BSC | | | |
| Contact Pad Spacing | C1 | | 11.40 | | |
| Contact Pad Spacing | C2 | | 11.40 | | |
| Contact Pad Width (X64) | X1 | | | 0.30 | |
| Contact Pad Length (X64) | Y1 | | | 1.50 | |
| Distance Between Pads | G | 0.20 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B