



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
/oltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep32mc202-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Ō
Ñ
0
Ō
ō
Ō
ത
čń
×ί
~
÷
⇔
ñ
õ
Æ
v
0
S

TABLE 4-2:	CPU CORE REGISTER MAP FOR PIC24EPXXXGP/MC20X DEVICES ONLY
IADLL 4-2.	CFU CUIL INLUISTEN WAF TUN FICZHLFAAAGF/WICZUA DEVICES UNET

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000								W0 (WR	EG)								xxxx
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	8000		W4									xxxx						
W5	000A								W5									xxxx
W6	000C								W6									xxxx
W7	000E								W7									xxxx
W8	0010								W8									xxxx
W9	0012		W9									xxxx						
W10	0014		W10 :								xxxx							
W11	0016	W11 :								xxxx								
W12	0018	W12								xxxx								
W13	001A								W13									xxxx
W14	001C								W14									xxxx
W15	001E								W15									xxxx
SPLIM	0020								SPLIM<1	5:0>								0000
PCL	002E							P	CL<15:1>								_	0000
PCH	0030	_	_	_	_	_	_	_	_	_				PCH<6:0>				0000
DSRPAG	0032	_	_	_	_	_	_					DSRPA	G<9:0>					0001
DSWPAG	0034	_	_	_	_	_	_	_				DS	SWPAG<8:0)>				0001
RCOUNT	0036								RCOUNT<	15:0>								0000
SR	0042	_	_	_	_	_	_	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	VAR	_	_	_	_	_	_	_	_	_	_	_	IPL3	SFA	_	_	0020
DISICNT	0052	DISICNT<13:0>								0000								
TBLPAG	0054	TBLPAG<7:0>								0000								
MSTRPR	0058								MSTRPR<	15:0>								0000

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X


Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7:	INTERRUPT CONTROLLER REGISTER MA	AP FOR dsPIC33EPXXXMC50X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	-	_	ı	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	ı	_	_	-	_	_	_	_	-	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	0806	I	_	_	-	_	QEI1IF	PSEMIF	_	_	-	ı	_	_	MI2C2IF	SI2C2IF	ı	0000
IFS4	0808		_	CTMUIF	-	_	_		_	_	C1TXIF	ı	_	CRCIF	U2EIF	U1EIF	ı	0000
IFS5	A080	PWM2IF	PWM1IF	_	_	_	_	_	_	_	_	_	_	_	_	_	-	0000
IFS6	080C	_	_	_	_	_	_	_	_		_	_	_	_	_	_	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
IFS9	0812	_	_	_	_	_	_	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	-	0000
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE		_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	_	_	_	_	_	_	_	_		IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	0826	_	_	_	_	_	QEI1IE	PSEMIE	_		_	_	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	0828	_	_	CTMUIE	_	_	_	_	_	_	C1TXIE	_	_	CRCIE	U2EIE	U1EIE		0000
IEC5	082A	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
IEC6	082C	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	PWM3IE	0000
IEC7	082E	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
IEC8	0830	JTAGIE	ICDIE	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
IEC9	0832	_	_	_	_	_	_	_	_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	_	0000
IPC0	0840	_		T1IP<2:0>		_	,	OC1IP<2:0	>	_	IC1IP<2:0>		— INT0IP<2:0>			4444		
IPC1	0842	_		T2IP<2:0>		_	,	OC2IP<2:0	>	_		IC2IP<2:0>		_	DMA0IP<2:0>			4444
IPC2	0844	_	ı	U1RXIP<2:0	>	_	;	SPI1IP<2:0)>	_	;	SPI1EIP<2:0	>	_		T3IP<2:0>		4444
IPC3	0846	_	_	_	_	_	Е)MA1IP<2:	0>	_		AD1IP<2:0>		_	ı	J1TXIP<2:0>		0444
IPC4	0848	_		CNIP<2:0>		_		CMIP<2:0	>	_	1	MI2C1IP<2:0	>	_	5	SI2C1IP<2:0>		4444
IPC5	084A	_	_	_	_	_	_	_	_	_	_	_	_	_		INT1IP<2:0>		0004
IPC6	084C	_		T4IP<2:0>		_	,	OC4IP<2:0	>	_		OC3IP<2:0>		_	[MA2IP<2:0>		4444
IPC7	084E	_	1	U2TXIP<2:0	>	_	ι	J2RXIP<2:0	0>	_		INT2IP<2:0>	•	_		T5IP<2:0>		4444
IPC8	0850	_		C1IP<2:0>		_	(C1RXIP<2:0	0>	_		SPI2IP<2:0>	•	_	5	SPI2EIP<2:0>		4444
IPC9	0852	_	_	_	_	_		IC4IP<2:0	>	_		IC3IP<2:0>		_	[OMA3IP<2:0>		0444
IPC12	0858	_	_	_	_	_	N	112C2IP<2:	0>	_	;	SI2C2IP<2:0	>	_	_	_	_	0440
IPC14	085C	_	_	_	_	_	(QEI1IP<2:0)>	_		PSEMIP<2:0	>	_	_	_	_	0440
IPC16	0860	_		CRCIP<2:0	>	_		U2EIP<2:0	>	_		U1EIP<2:0>		_	_	_	_	4440
IPC17	0862	_	_	_	_	_	(C1TXIP<2:0)>	_	_	_	_	_	_	_	_	0400
IPC19	0866	_	_	_	_	_	_	_	_	_	(CTMUIP<2:0	>	_	_	_	_	0040

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.



EXAMPLE 4-2: EXTENDED DATA SPACE (EDS) WRITE ADDRESS GENERATION

The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Example 4-3.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS only. The Data Space and EDS can be read from, and written to, using DSRPAG and DSWPAG, respectively.

5.2 RTSP Operation

RTSP allows the user application to erase a single page of memory and to program two instruction words at a time. See the General Purpose and Motor Control Family tables (Table 1 and Table 2, respectively) for the page sizes of each device.

For more information on erasing and programming Flash memory, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual".

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

For erase and program times, refer to Parameters D137a and D137b (Page Erase Time), and D138a and D138b (Word Write Cycle Time) in Table 30-14 in **Section 30.0 "Electrical Characteristics"**.

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000002, 0x000006, 0x000000A, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS

Refer to **Flash Programming**" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual" for details and codes examples on programming using RTSP.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464

5.4.1 KEY RESOURCES

- "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

5.5 Control Registers

Four SFRs are used to erase and write the program Flash memory: NVMCON, NVMKEY, NVMADRH and NVMADRL.

The NVMCON register (Register 5-1) enables and initiates Flash memory erase and write operations.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRH and NVMADRL. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word for programming operations or the selected page for erase operations.

The NVMADRH register is used to hold the upper 8 bits of the EA, while the NVMADRL register is used to hold the lower 16 bits of the EA.

9.1 CPU Clocking System

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices provides six system clock options:

- · Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- · FRC Oscillator with Postscaler
- · Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, Fcy, is given by Equation 9-1.

EQUATION 9-1: DEVICE OPERATING FREQUENCY


$$FCY = Fosc/2$$

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FPLLO). In clock modes S1 and S3, when the PLL output is selected, FOSC = FPLLO.

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FVCO).

FIGURE 9-2: PLL BLOCK DIAGRAM



EQUATION 9-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2) \times 2(PLLPOST + 1)}\right)$$

Where:

N1 = PLLPRE + 2

 $N2 = 2 \times (PLLPOST + 1)$

M = PLLDIV + 2

EQUATION 9-3: Fvco CALCULATION

$$Fvco = Fin \times \left(\frac{M}{N1}\right) = Fin \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2)}\right)$$

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15 FLTMD: Fault Mode Select bit

1 = Fault mode is maintained until the Fault source is removed; the corresponding OCFLTx bit is cleared in software and a new PWM period starts

0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts

bit 14 FLTOUT: Fault Out bit

1 = PWM output is driven high on a Fault

0 = PWM output is driven low on a Fault

bit 13 **FLTTRIEN:** Fault Output State Select bit

1 = OCx pin is tri-stated on a Fault condition

0 = OCx pin I/O state is defined by the FLTOUT bit on a Fault condition

bit 12 **OCINV:** Output Compare x Invert bit

1 = OCx output is inverted

0 = OCx output is not inverted

bit 11-9 Unimplemented: Read as '0'

bit 8 OC32: Cascade Two OCx Modules Enable bit (32-bit operation)

1 = Cascade module operation is enabled

0 = Cascade module operation is disabled

bit 7 OCTRIG: Output Compare x Trigger/Sync Select bit

1 = Triggers OCx from the source designated by the SYNCSELx bits

0 = Synchronizes OCx with the source designated by the SYNCSELx bits

bit 6 TRIGSTAT: Timer Trigger Status bit

1 = Timer source has been triggered and is running

0 = Timer source has not been triggered and is being held clear

bit 5 OCTRIS: Output Compare x Output Pin Direction Select bit

1 = OCx is tri-stated

0 = Output Compare x module drives the OCx pin

Note 1: Do not use the OCx module as its own Synchronization or Trigger source.

2: When the OCy module is turned OFF, it sends a trigger out signal. If the OCx module uses the OCy module as a Trigger source, the OCy module must be unselected as a Trigger source prior to disabling it.

3: Each Output Compare x module (OCx) has one PTG Trigger/Synchronization source. See **Section 24.0** "**Peripheral Trigger Generator (PTG) Module**" for more information.

PTGO0 = OC1

PTGO1 = OC2

PTGO2 = OC3

PTGO3 = OC4

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGDI\	/<3:0>		_	_	_	_
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			TRGSTF	RT<5:0> ⁽¹⁾		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 **TRGDIV<3:0>:** Trigger # Output Divider bits

1111 = Trigger output for every 16th trigger event

1110 = Trigger output for every 15th trigger event

1101 = Trigger output for every 14th trigger event

1100 = Trigger output for every 13th trigger event

1011 = Trigger output for every 12th trigger event

1010 = Trigger output for every 11th trigger event

1001 = Trigger output for every 10th trigger event

1000 = Trigger output for every 9th trigger event

0111 = Trigger output for every 8th trigger event

0110 = Trigger output for every 7th trigger event

0101 = Trigger output for every 6th trigger event

0100 = Trigger output for every 5th trigger event 0011 = Trigger output for every 4th trigger event

0010 = Trigger output for every 3rd trigger event

0001 = Trigger output for every 2nd trigger event

0000 = Trigger output for every trigger event

bit 11-6 **Unimplemented:** Read as '0'

bit 5-0 TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits⁽¹⁾

111111 = Waits 63 PWM cycles before generating the first trigger event after the module is enabled

•

•

•

000010 = Waits 2 PWM cycles before generating the first trigger event after the module is enabled 000001 = Waits 1 PWM cycle before generating the first trigger event after the module is enabled 000000 = Waits 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWM generator cannot generate PWMx trigger interrupts.

REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

bit 2 HOMIEN: Home Input Event Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 1 IDXIRQ: Status Flag for Index Event Status bit

1 = Index event has occurred0 = No Index event has occurred

bit 0 IDXIEN: Index Input Event Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola® SPI and SIOP interfaces.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X device family offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 and SPI2 modules.


The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of the SPI2 module, but results in a lower maximum speed for SPI2. See **Section 30.0 "Electrical Characteristics"** for more information.

The SPIx serial interface consists of four pins, as follows:

- · SDIx: Serial Data Input
- · SDOx: Serial Data Output
- · SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.



DS70000657H-page 274

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

```
CH0SA<4:0>: Channel 0 Positive Input Select for Sample MUXA bits(1)
bit 4-0
              11111 = Open; use this selection with CTMU capacitive and time measurement
              11110 = Channel 0 positive input is connected to the CTMU temperature measurement diode (CTMU TEMP)
              11101 = Reserved
              11100 = Reserved
              11011 = Reserved
              11010 = Channel 0 positive input is the output of OA3/AN6<sup>(2,3)</sup>
              11001 = Channel 0 positive input is the output of OA2/AN0<sup>(2)</sup>
              11000 = Channel 0 positive input is the output of OA1/AN3<sup>(2)</sup>
              10110 = Reserved
              10000 = Reserved
              01111 = Channel 0 positive input is AN15<sup>(1,3)</sup>
              01110 = Channel 0 positive input is AN14<sup>(1,3)</sup>
              01101 = Channel 0 positive input is AN13<sup>(1,3)</sup>
              00010 = Channel 0 positive input is AN2(1,3)
              00001 = Channel 0 positive input is AN1<sup>(1,3)</sup>
              00000 = Channel 0 positive input is AN0^{(1,3)}
```

- Note 1: AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
 - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.
 - **3:** See the "Pin Diagrams" section for the available analog channels for each device.

REGISTER 27-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R	
			DEVID<	23:16> ⁽¹⁾				
bit 23							bit 16	
R	R	R	R	R	R	R	R	
	DEVID<15:8> ⁽¹⁾							
bit 15							bit 8	
							_	
R	R	R	R	R	R	R	R	
DEVID<7:0>(1)								

Legend: R = Read-Only bit U = Unimplemented bit

bit 23-0 **DEVID<23:0>:** Device Identifier bits⁽¹⁾

bit 7

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for the list of device ID values.

REGISTER 27-2: DEVREV: DEVICE REVISION REGISTER

bit 16
bit 16
R
bit 8
R
bit 0

Legend: R = Read-only bit U = Unimplemented bit

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for the list of device revision values.

bit 0


TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

DC CH	ARACTE	RISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended		+85°C for Industrial		
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
	lı∟	Input Leakage Current ^(1,2)					
DI50		I/O Pins 5V Tolerant ⁽³⁾	-1	_	+1	μΑ	Vss ≤ Vpin ≤ Vdd, Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μΑ	$Vss \leq VPIN \leq VDD, \\ Pin at high-impedance, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C$
DI51a		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μΑ	Analog pins shared with external reference pins, $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$
DI51b		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μΑ	$Vss \leq VPIN \leq VDD, \\ Pin at high-impedance, \\ -40^{\circ}C \leq TA \leq +125^{\circ}C$
DI51c		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μΑ	Analog pins shared with external reference pins, $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$
DI55		MCLR	-5	_	+5	μΑ	$Vss \leq Vpin \leq Vdd$
DI56		OSC1	-5	_	+5	μΑ	VSS ≤ VPIN ≤ VDD, XT and HS modes

- Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
 - 2: Negative current is defined as current sourced by the pin.
 - 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
 - 4: VIL source < (Vss 0.3). Characterized but not tested.
 - 5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
 - 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
 - 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
 - **8:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	IILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν	48			
Pitch	е	0.40 BSC			
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	Е		6.00 BSC		
Exposed Pad Width	E2	4.45	4.60	4.75	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.45	4.60	4.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	Г	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging D В Ε 0.25 C NOTE 1 0.25 C **TOP VIEW** // 0.10 C SEATING PLANE C (A3) · 0.08 C ⊕ 0.10M C A B ⊕ 0.10M C A B (DATUM B) E2 NOTE 1 e/2 (DATUM A) -Κ 64X b 0.10M C A B 0.05M C **BOTTOM VIEW**

Microchip Technology Drawing C04-154A Sheet 1 of 2

APPENDIX A: REVISION HISTORY

Revision A (April 2011)

This is the initial released version of the document.

Revision B (July 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers and Microcontrollers"	Changed all pin diagrams references of VLAP to TLA.
Section 4.0 "Memory Organization"	Updated the All Resets values for CLKDIV and PLLFBD in the System Control Register Map (see Table 4-35).
Section 5.0 "Flash Program Memory"	Updated "one word" to "two words" in the first paragraph of Section 5.2 "RTSP Operation".
Section 9.0 "Oscillator Configuration"	Updated the PLL Block Diagram (see Figure 9-2). Updated the Oscillator Mode, Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCPLL), by changing (FRCDIVN + PLL) to (FRCPLL).
	Changed (FRCDIVN + PLL) to (FRCPLL) for COSC<2:0> = 001 and NOSC<2:0> = 001 in the Oscillator Control Register (see Register 9-1).
	Changed the POR value from 0 to 1 for the DOZE<1:0> bits, from 1 to 0 for the FRCDIV<0> bit, and from 0 to 1 for the PLLPOST<0> bit; Updated the default definitions for the DOZE<2:0> and FRCDIV<2:0> bits and updated all bit definitions for the PLLPOST<1:0> bits in the Clock Divisor Register (see Register 9-2).
	Changed the POR value from 0 to 1 for the PLLDIV<5:4> bits and updated the default definitions for all PLLDIV<8:0> bits in the PLL Feedback Division Register (see Register 9-2).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Updated the bit definitions for the IRNG<1:0> bits in the CTMU Current Control Register (see Register 22-3).
Section 25.0 "Op amp/ Comparator Module"	Updated the voltage reference block diagrams (see Figure 25-1 and Figure 25-2).

Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

TABLE A-6: MAJOR SECTION UPDATES

Section Name	Update Description
Cover Section	Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	Corrects address range from 0x2FFF to 0x7FFF
	Corrects DSRPAG and DSWPAG (now 3 hex digits)
	Changes Call Stack Frame from <15:1> to PC<15:0>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program Memory"	Corrects descriptions of NVM registers
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI)	Corrects QCAPEN bit description
Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)"	
Section 19.0 "Inter- Integrated Circuit™ (I ² C™)"	Adds note to clarify that 100kbit/sec operation of I ² C is not possible at high processor speeds
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.
Section 25.0 "Op Amp/ Comparator Module"	Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON<10>) = 1)
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High- Temperature Electrical Characteristics"	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)

TyCON (Timer3 and Timer5 Control)	211	Input Capture x (ICx)	420
UxMODE (UARTx Mode)		OCx/PWMx	
UxSTA (UARTx Status and Control)		Output Compare x (OCx)	
VEL1CNT (Velocity Counter 1)		QEA/QEB Input	
Resets		QEI Module Index Pulse	
Brown-out Reset (BOR)	123	SPI1 Master Mode (Full-Duplex, CKE = 0,	
Configuration Mismatch Reset (CM)	123	CKP = x, SMP = 1)	441
Illegal Condition Reset (IOPUWR)		SPI1 Master Mode (Full-Duplex, CKE = 1,	
Illegal Opcode		CKP = x, SMP = 1)	440
Security		SPI1 Master Mode (Half-Duplex, Transmit Only,	
Uninitialized W Register		CKE = 0)	438
Master Clear (MCLR) Pin Reset		SPI1 Master Mode (Half-Duplex, Transmit Only,	
Power-on Reset (POR)		CKE = 1)	439
RESET Instruction (SWR)		SPI1 Slave Mode (Full-Duplex, CKE = 0,	
Resources		CKP = 0, SMP = 0)	448
Trap Conflict Reset (TRAPR)		SPI1 Slave Mode (Full-Duplex, CKE = 0,	
Watchdog Timer Time-out Reset (WDTO)		CKP = 1, SMP = 0)	446
Resources Required for Digital PFC		SPI1 Slave Mode (Full-Duplex, CKE = 1,	0
Revision History		CKP = 0, SMP = 0)	442
TCVISION FIRSTORY		SPI1 Slave Mode (Full-Duplex, CKE = 1,	2
S		CKP = 1, SMP = 0)	111
Serial Peripheral Interface (SPI)	265	SPI2 Master Mode (Full-Duplex, CKE = 0,	444
Software Stack Pointer (SSP)		•	420
Special Features of the CPU		CKP = x, SMP = 1)	429
SPI	319	SPI2 Master Mode (Full-Duplex, CKE = 1,	420
Control Registers	269	CKP = x, SMP = 1)	420
Helpful Tips		SPI2 Master Mode (Half-Duplex, Transmit Only,	400
Resources		CKE = 0)	426
Resources	207	SPI2 Master Mode (Half-Duplex, Transmit Only,	407
Т		CKE = 1)	427
Temperature and Voltage Specifications		SPI2 Slave Mode (Full-Duplex, CKE = 0,	400
AC	112 171	CKP = 0, SMP = 0)	436
		SPI2 Slave Mode (Full-Duplex, CKE = 0,	
Thermal Declaring Conditions		CKP = 1, SMP = 0)	434
Thermal Packaging Characteristics		SPI2 Slave Mode (Full-Duplex, CKE = 1,	
Timer1		CKP = 0, SMP = 0)	430
Control Register		SPI2 Slave Mode (Full-Duplex, CKE = 1,	
Resources		CKP = 1, SMP = 0)	
Timer2/3 and Timer4/5		Timer1-Timer5 External Clock	
Control Registers		TimerQ (QEI Module) External Clock	
Resources	209	UARTx I/O	454
Timing Diagrams		U	
10-Bit ADC Conversion (CHPS<1:0> = 01,		•	
SIMSAM = 0, ASAM = 0, SSRC<2:0> =		Universal Asynchronous Receiver	
SSRCG = 0)	464	Transmitter (UART)	
10-Bit ADC Conversion (CHPS<1:0> = 01,		Control Registers	283
SIMSAM = 0, $ASAM = 1$, $SSRC<2:0> =$	*	Helpful Tips	282
SSRCG = 0, SAMC<4:0> = 00010)	464	Resources	282
12-Bit ADC Conversion (ASAM = 0,		User ID Words	384
SSRC<2:0> = 000, SSRCG = 0)	462	V	
BOR and Master Clear Reset	416	V	
ECANx I/O	454	Voltage Regulator (On-Chip)	384
External Clock	414	\A/	
High-Speed PWMx Fault	422	W	
High-Speed PWMx Module		Watchdog Timer (WDT)379	
I/O Characteristics		Programming Considerations	
I2Cx Bus Data (Master Mode)		WWW Address	
I2Cx Bus Data (Slave Mode)		WWW, On-Line Support	
I2Cx Bus Start/Stop Bits (Master Mode)		, , , , , , , , , , , , , , , , , , , ,	
I2Cx Bus Start/Stop Bits (Slave Mode)			