

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I²C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep32mc202-h-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IFS0	0800	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	-	—	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	—	—	—		—	_	_	_		IC4IF	IC3IF	DMA3IF	_	—	SPI2IF	SPI2EIF	0000
IFS3	0806	—	—	—		—	—	_	_		—	—	_	—	MI2C2IF	SI2C2IF	—	0000
IFS4	0808	_	_	CTMUIF		_	_	_	_		—	_	—	CRCIF	U2EIF	U1EIF	_	0000
IFS8	0810	JTAGIF	ICDIF	—	_	—	—	—	—	_	—	—	—	—	—	—	—	0000
IFS9	0812	—	—	—	_	—	—	—	—	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	—	0000
IEC0	0820	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	—	—	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	—	—	—	_	—	—	—	—	_	IC4IE	IC3IE	DMA3IE	—	—	SPI2IE	SPI2EIE	0000
IEC3	0826	—	—	—	_	—	—	—	—		—	_	—	—	MI2C2IE	SI2C2IE	—	0000
IEC4	0828	—	—	CTMUIE	_	—	—	—	—	_	—	—	—	CRCIE	U2EIE	U1EIE	—	0000
IEC8	0830	JTAGIE	ICDIE	—	_	—	—	—	—		—	_	—	—	—	—	—	0000
IEC9	0832	—	—	—	_	—	—	—	_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE	—	0000
IPC0	0840	—		T1IP<2:0>		—		OC1IP<2:0)>	_		IC1IP<2:0>	1IP<2:0> — INT0IP<2		INT0IP<2:0>		4444	
IPC1	0842	—		T2IP<2:0>		—		OC2IP<2:0)>		IC2IP<2:0>		—	0	0MA0IP<2:0>		4444	
IPC2	0844	—	ι	J1RXIP<2:0	>	—	:	SPI1IP<2:0)>	_	- SPI1EIP<2:0>		—		T3IP<2:0>		4444	
IPC3	0846	—	—	—	—	—	0)MA1IP<2:	0>		— AD1IP<2:0>		—	ι	J1TXIP<2:0>		0444	
IPC4	0848	—		CNIP<2:0>		—		CMIP<2:0	>	_		MI2C1IP<2:0	>	—	5	SI2C1IP<2:0>		4444
IPC5	084A	—	—	—	_	—	—	—	—	_	—	—	—	—		INT1IP<2:0>		0004
IPC6	084C	—		T4IP<2:0>		—		OC4IP<2:0)>	_		OC3IP<2:0>	•	—	— DMA2IP<2:0>			4444
IPC7	084E	—	I	J2TXIP<2:0	>	—	ι	J2RXIP<2:	0>	_		INT2IP<2:0>	>	—		T5IP<2:0>		4444
IPC8	0850	—	—	—	_	—	—	—	—	_		SPI2IP<2:0>	>	—	S	SPI2EIP<2:0>		0044
IPC9	0852	—	—	—	_	—		IC4IP<2:0	>	_		IC3IP<2:0>		—	0	0MA3IP<2:0>		0444
IPC12	0858	—	—	—	_	—	N	112C2IP<2:	0>	_		SI2C2IP<2:0	>	—	—	—	—	0440
IPC16	0860	—		CRCIP<2:0	>	—		U2EIP<2:0	>	_		U1EIP<2:0>		—	—	—	—	4440
IPC19	0866	—	—	—	_	—	—	—	—	_		CTMUIP<2:0	>	—	—	—	—	0040
IPC35	0886	—		JTAGIP<2:0	>	—		ICDIP<2:0	>	_	—	—	—	—	—	—	—	4400
IPC36	0888	—	F	PTG0IP<2:0	>	—	PT	GWDTIP<	2:0>	_	P	TGSTEPIP<2	2:0>	—	—	—	—	4440
IPC37	088A	—	—	—		—	F	PTG3IP<2:	0>			PTG2IP<2:0	>	—	F	PTG1IP<2:0>		0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	_	—	—	—	—	_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	—	_	—	—	_	—	_	_	—	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	_	—	—	_	—	_	—	—	_	—	DAE	DOOVR	—	_	—	—	0000
INTCON4	08C6	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	SGHT	0000
INTTREG	08C8	_	_	_	—		ILR<	3:0>		VECNUM<7:0>								0000

- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-49: PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30			_	_	—			TRISD8	_	TRISD6	TRISD5	_					0160
PORTD	0E32	_	_	_	_	_	_	_	RD8	_	RD6	RD5		_	_	_	_	xxxx
LATD	0E34	_	_	_	_	_	_	_	LATD8	_	LATD6	LATD5		_	_	_	_	xxxx
ODCD	0E36	_	_	_	_	_	_	_	ODCD8	_	ODCD6	ODCD5		_	_	_	_	0000
CNEND	0E38	_	_	_	_	_	_	_	CNIED8	_	CNIED6	CNIED5		_	_	_	_	0000
CNPUD	0E3A	_	_	_	_	_	_	_	CNPUD8	_	CNPUD6	CNPUD5	_	_	_	_	_	0000
CNPDD	0E3C	_	_	_	_	_	_	_	CNPDD8	_	CNPDD6	CNPDD5		_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-50: PORTE REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40	TRISE15	TRISE14	TRISE13	TRISE12	-	_	_	—	_	-	-	_	—	—	—	—	F000
PORTE	0E42	RE15	RE14	RE13	RE12	—	_	_	_	—	_		_	—	—	_	_	xxxx
LATE	0E44	LATE15	LATE14	LATE13	LATE12	—	_	_	—	_	_	_	_		—	—	_	xxxx
ODCE	0E46	ODCE15	ODCE14	ODCE13	ODCE12	—	—	—	—		—	—	—	-	—	—	—	0000
CNENE	0E48	CNIEE15	CNIEE14	CNIEE13	CNIEE12	—	_	_	_	—	_		_	—	—	_	_	0000
CNPUE	0E4A	CNPUE15	CNPUE14	CNPUE13	CNPUE12	—	_	_	_	—	_	_	_	_	—	_	_	0000
CNPDE	0E4C	CNPDE15	CNPDE14	CNPDE13	CNPDE12	—	_	_	—	—	_	_	_	—	—	—	_	0000
ANSELE	0E4E	ANSE15	ANSE14	ANSE13	ANSE12	—	_	—	_	_	—	_	—	—	—	_		F000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-51: PORTF REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	—	—	_	_	—	_	—	_	—	_	—	_	_	_	TRISF1	TRISF0	0003
PORTF	0E52	—	—	—	_	—	_	_	_	—	_	—	_	_	_	RF1	RF0	xxxx
LATF	0E54	—	—	—	—	—	—	_	_	—	—	—	—	_	_	LATF1	LATF0	xxxx
ODCF	0E56	_	—	-	-	—	_	_	_	—		—		_	_	ODCF1	ODCF0	0000
CNENF	0E58		—		-	—	—	_	—	—	-	—		—	—	CNIEF1	CNIEF0	0000
CNPUF	0E5A	—	—	—	—	—	—	_	_	—	—	—	—	_	_	CNPUF1	CNPUF0	0000
CNPDF	0E5C	_	—	-	-	—	_	_	_	—		—		_	_	CNPDF1	CNPDF0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.



8.1 DMA Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

8.1.1 KEY RESOURCES

- Section 22. "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

8.2 DMAC Registers

Each DMAC Channel x (where x = 0 through 3) contains the following registers:

- 16-Bit DMA Channel Control register (DMAxCON)
- 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- 32-Bit DMA RAM Primary Start Address register (DMAxSTA)
- 32-Bit DMA RAM Secondary Start Address register (DMAxSTB)
- 16-Bit DMA Peripheral Address register (DMAxPAD)
- 14-Bit DMA Transfer Count register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADR) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPxR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U2TX	000011	RPn tied to UART2 Transmit
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Slave Select
C1TX ⁽²⁾	001110	RPn tied to CAN1 Transmit
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
C1OUT	011000	RPn tied to Comparator Output 1
C2OUT	011001	RPn tied to Comparator Output 2
C3OUT	011010	RPn tied to Comparator Output 3
SYNCO1 ⁽¹⁾	101101	RPn tied to PWM Primary Time Base Sync Output
QEI1CCMP ⁽¹⁾	101111	RPn tied to QEI 1 Counter Comparator Output
REFCLKO	110001	RPn tied to Reference Clock Output
C4OUT	110010	RPn tied to Comparator Output 4

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
—	—		RP118R<5:0>											
bit 15							bit 8							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
_	—		_	_	_	—	—							
bit 7							bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP118R<5:0>: Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—		RP120R<5:0>								
bit 7							bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 7-	6	DTC<1:0>: Dead-Time Control bits
		11 = Dead-Time Compensation mode
		10 = Dead-time function is disabled
		01 = Negative dead time is actively applied for Complementary Output mode
		00 = Positive dead time is actively applied for all output modes
bit 5		DTCP: Dead-Time Compensation Polarity bit ⁽³⁾
		When Set to '1':
		If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened.
		II DI CMPX = 1, PWWXH IS SNOTENED and PWWXL IS lengthened.
		When Set to 0.2. If DTCMPx = 0. PW/MxH is shortened and PW/MxL is lengthened
		If DTCMPx = 1, PWMxL is shortened and PWMxH is lengthened.
bit 4		Unimplemented: Read as '0'
bit 3		MTBS: Master Time Base Select bit
		1 = PWM generator uses the secondary master time base for synchronization and as the clock source
		for the PWM generation logic (if secondary time base is available)
		0 = PWM generator uses the primary master time base for synchronization and as the clock source
		for the PWM generation logic
bit 2		CAM: Center-Aligned Mode Enable bit ^(2,4)
		1 = Center-Aligned mode is enabled
		0 = Edge-Aligned mode is enabled
bit 1		XPRES: External PWMx Reset Control bit ⁽⁵⁾
		 1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
		0 = External pins do not affect PWMx time base
bit 0		IUE: Immediate Update Enable bit ⁽²⁾
		1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate
		 Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the PWMx period boundary
Note	1:	Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
	2:	These bits should not be changed after the PWMx is enabled (PTEN = 1).
	3:	DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.
	4:	The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	/IP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

REGISTER 16-14: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

bit 15-0 TRGCMP<15:0>: Trigger Control Value bits

When the primary PWMx functions in local time base, this register contains the compare values that can trigger the ADC module.

REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

- bit 7-3 FLTSRC<4:0>: Fault Control Signal Source Select for PWM Generator # bits 11111 = Fault 32 (default) 11110 = Reserved . . 01100 = Reserved 01011 = Comparator 4 01010 = Op Amp/Comparator 3
 - 01001 = Op Amp/Comparator 2
 - 01000 = Op Amp/Comparator 1
 - 00111 = Reserved
 - 00110 = Reserved
 - 00101 = Reserved
 - 00100 = Reserved
 - 00011 = Fault 4
 - 00010 = Fault 3
 - 00001 = Fault 2 00000 = Fault 1
- bit 2 ELTROL Fault Delarity for DWM Concrete

bit 2 **FLTPOL:** Fault Polarity for PWM Generator # bit⁽²⁾

- 1 = The selected Fault source is active-low
- 0 = The selected Fault source is active-high
- bit 1-0 FLTMOD<1:0>: Fault Mode for PWM Generator # bits
 - 11 = Fault input is disabled
 - 10 = Reserved
 - 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
 - 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.
 - **2:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

11-0		11-0		P/M/-0			P///_0			
0-0	0-0					SMP				
			DISSOR	0100000	WODE 10	Sivil	bit 8			
bit 10							bit 0			
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN(2) CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾			
bit 7							bit 0			
I										
Legend:										
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'				
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-13	Unimpleme	nted: Read as	0'							
bit 12	DISSCK: Dis	sable SCKx Pin	bit (SPIx Mas	ter modes only	()					
	1 = Internal 3	SPIx clock is di SPIx clock is er	sabled, pin fun Jabled	ctions as I/O						
bit 11		sable SDOx Pir	n hit							
	1 = SDOx pi	n is not used by	/ the module: r	oin functions as	s I/O					
	0 = SDOx pi	n is controlled b	by the module							
bit 10	MODE16: W	ord/Byte Comn	nunication Sele	ect bit						
	1 = Commur	nication is word	-wide (16 bits)							
1.11.0	0 = Commur	ication is byte-	wide (8 bits)							
bit 9	SMP: SPIX L	Jata Input Sam	ole Phase bit							
	1 = Input dat	. a is sampled at	end of data o	utput time						
	0 = Input dat	a is sampled at	middle of data	a output time						
	Slave mode:		0 DI	<u>.</u>						
h it 0	SMP must b	e cleared when	SPIX IS USED I	n Slave mode.						
BIT 8	1 = Serial ou	NOCK Edge Sele	CL DIL'''	on from active (clock state to Id	lle clock state (i	refer to hit 6)			
		itput data chang	ges on transitio	on from Idle clo	ock state to activ	ve clock state (refer to bit 6)			
bit 7	SSEN: Slave	e Select Enable	bit (Slave mo	de) ⁽²⁾			,			
	1 = <u>SSx</u> pin	is used for Slav	e mode							
	0 = SSx pin	is not used by t	he module; pir	is controlled b	by port function					
bit 6	CKP: Clock	Polarity Select	bit							
	1 = Idle state 0 = Idle state	e for clock is a h	ngh level; activ	e state is a lov	v level h level					
bit 5	MSTEN: Ma	ster Mode Enal	ole bit	s etate ie a mg.						
	1 = Master n	node								
	0 = Slave me	ode								
Note 1:	The CKE bit is not	used in Frame	d SPI modes. I	Program this bi	t to '0' for Fram	ed SPI modes (FRMEN = 1).			
2:	This bit must be c	ne CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1). his bit must be cleared when FRMEN = 1.								

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1

- **3:** Do not set both primary and secondary prescalers to the value of 1:1.





dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 21-19: CxFMSKSEL2: ECANx FILTER 15-8 MASK SELECTION REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15M	SK<1:0>	<1:0> F14MSK<1:0> F13MS		SK<1:0>	<1:0> F12MSK<1:0>		
bit 15							bit 8
	D 444 0	D 444 0	DAALO	DAMA	D 4 4 4	D 444 0	DAVO
R/W-0	R/W-0	R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MS	<<1:0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	F15MSK<1: 11 = Reserv 10 = Accept 01 = Accept 00 = Accept	0>: Mask Sourc ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	e for Filter 15 gisters contain gisters contain gisters contain	mask mask mask mask			
bit 13-12	F14MSK<1:	0>: Mask Sourc	e for Filter 14	bits (same valu	ies as bits<15:	14>)	
bit 11-10	F13MSK<1:	0>: Mask Sourc	e for Filter 13	bits (same valu	ies as bits<15:	14>)	
bit 9-8	F12MSK<1:	0>: Mask Sourc	e for Filter 12	bits (same valu	ies as bits<15:	14>)	
bit 7-6	F11MSK<1:	0>: Mask Sourc	e for Filter 11 I	oits (same valu	es as bits<15:	14>)	
bit 5-4	F10MSK<1:	0>: Mask Sourc	e for Filter 10	bits (same valu	ies as bits<15:	14>)	
bit 3-2	F9MSK<1:0	>: Mask Source	for Filter 9 bit	s (same values	as bits<15:14	>)	

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB		_	CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾
bit 15		·	•	•			bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA			CH0SA4 ⁽¹⁾	CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾
bit 7		•		•	•	•	bit 0
Legend:							
R = Read	able bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	CH0NB: Cha	nnel 0 Negative	Input Select fo	r Sample MUX	B bit		
	1 = Channel (0 negative input	is AN1 ⁽¹⁾				
	0 = Channel (0 negative input	i s Vrefl				
bit 14-13	Unimplemen	ted: Read as '0'	,				
bit 12-8	CH0SB<4:0>	Channel 0 Pos	itive Input Sele	ect for Sample	MUXB bits ⁽¹⁾		
	11111 = Ope	en; use this selec	tion with CTM	J capacitive ar	nd time measure	ement	
	11110 = Cha	nnel 0 positive inp	out is connected	to the CTMU te	emperature mea	surement diode	(CTMU TEMP)
	11101 = Res	erved					
	11011 = Res	erved					
	11010 = Cha	innel 0 positive ir	nput is the outp	out of OA3/AN6	₆ (2,3)		
	11001 = Cha	innel 0 positive ir	nput is the outp	out of OA2/AN)(2) (2)		
	11000 = Cha	innel 0 positive ir	nput is the outp	out of OA1/AN3	3(2)		
	•	erveu					
	•						
	•						
	10000 = Res	erved	anutia ANIZ (3)				
	01111 = Cha	innel 0 positive ir innel 0 positive ir	$\frac{1901 \text{ is AN 15}}{1001 \text{ is AN 14}}$				
	01101 = Cha	innel 0 positive ir	nput is AN13 ⁽³⁾				
	•						
	•						
	• $00010 = Cha$	innel () nositive ir	Dout is ANI2(3)				
	00001 = Cha	innel 0 positive ir	nput is AN1 ⁽³⁾				
	00000 = Cha	innel 0 positive ir	nput is AN0 ⁽³⁾				
bit 7	CH0NA: Cha	nnel 0 Negative	Input Select fo	r Sample MUX	A bit		
	1 = Channel (0 negative input	is AN1 ⁽¹⁾				
	0 = Channel (0 negative input	i s Vrefl				
bit 6-5	Unimplemen	ted: Read as '0'	,				
Note 1:	AN0 through AN to determine ho	17 are repurpose w enabling a par	ed when compa ticular op amp	rator and op a or comparator	mp functionality affects selection	v is enabled. Se on choices for C	e Figure 23-1 hannels 1, 2
2:	The OAx input is	s used if the corr	responding on a	amp is selecte	d (OPMODE (C	MxCON<10>) =	= 1):

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

3: See the "**Pin Diagrams**" section for the available analog channels for each device.

otherwise, the ANx input is used.

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 10 = Single level detect with Step delay executed on exit of command
 - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- **2:** This bit is only used with the PTGCTRL step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.

REGISTER 24-6:	PTGSDLIM: PTG STEP DELAY LIMIT REGISTER ^(1,2)

					· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSD	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSD)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	nented bit, rea	ıd as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits Holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

Note 1: A base Step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).

2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3) (CONTINUED)

bit 7-6	EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits
	 11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0) 10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output.
	If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output.
	01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity-selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output.
	If CPOL = 0 (non-inverted polarity): Low-to-high transition of the comparator output
	00 = Trigger/event/interrupt generation is disabled
bit 5	Unimplemented: Read as '0'
bit 4	CREF: Comparator Reference Select bit (VIN+ input) ⁽¹⁾
	 1 = VIN+ input connects to internal CVREFIN voltage⁽²⁾ 0 = VIN+ input connects to CxIN1+ pin
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CCH<1:0>: Op Amp/Comparator Channel Select bits ⁽¹⁾
	 11 = Unimplemented 10 = Unimplemented 01 = Inverting input of the comparator connects to the CxIN2- pin⁽²⁾ 00 = Inverting input of the op amp/comparator connects to the CxIN1- pin

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - 2: This output is not available when OPMODE (CMxCON<10>) = 1.

26.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Programmable Cyclic Redundancy Check (CRC)" (DS70346) of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable (up to 32nd order) polynomial CRC equation
- Interrupt output
- Data FIFO

The programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 26-1. A simple version of the CRC shift engine is shown in Figure 26-2.



FIGURE 26-1: CRC BLOCK DIAGRAM

DC CHARACTI	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter No.	Тур.	Max.	Units Conditions					
Idle Current (II	dle) ⁽¹⁾							
DC40d	3	8	mA	-40°C				
DC40a	3	8	mA	+25°C	2 21/			
DC40b	3	8	mA	+85°C	5.5V	10 1011-5		
DC40c	3	8	mA	+125°C				
DC42d	6	12	mA	-40°C		20 MIPS		
DC42a	6	12	mA	+25°C	3 3\/			
DC42b	6	12	mA	+85°C	5.5 V			
DC42c	6	12	mA	+125°C				
DC44d	11	18	mA	-40°C				
DC44a	11	18	mA	+25°C	3 3\/			
DC44b	11	18	mA	+85°C	5.5 V	40 1011 3		
DC44c	11	18	mA	+125°C				
DC45d	17	27	mA	-40°C				
DC45a	17	27	mA	+25°C	3 3\/	60 MIRS		
DC45b	17	27	mA	+85°C	5.5V	00 1011-3		
DC45c	17	27	mA	+125°C				
DC46d	20	35	mA	-40°C				
DC46a	20	35	mA	+25°C	3.3V	70 MIPS		
DC46b	20	35	mA	+85°C				

TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
		ADC A	Accuracy	(12-Bit	Mode) ⁽¹⁾				
HAD20a	Nr	Resolution ⁽³⁾	1:	2 Data B	its	bits			
HAD21a	INL	Integral Nonlinearity	-5.5	_	5.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD22a	DNL	Differential Nonlinearity	-1	—	1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD23a	Gerr	Gain Error	-10	—	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD24a	EOFF	Offset Error	-5	—	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
		Dynamic	Performa	nce (12·	Bit Mode	e) ⁽²⁾			
HAD33a	FNYQ	Input Signal Bandwidth	_	_	200	kHz			

TABLE 31-12: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 31-13: ADC MODULE SPECIFICATIONS (10-BIT MODE)

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
ADC Accuracy (10-Bit Mode) ⁽¹⁾							
HAD20b	Nr	Resolution ⁽³⁾	10 Data Bits			bits	
HAD21b	INL	Integral Nonlinearity	-1.5	_	1.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD22b	DNL	Differential Nonlinearity	-0.25	—	0.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD23b	Gerr	Gain Error	-2.5	_	2.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD24b	EOFF	Offset Error	-1.25	_	1.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
Dynamic Performance (10-Bit Mode) ⁽²⁾							
HAD33b	Fnyq	Input Signal Bandwidth		_	400	kHz	

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.