

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (10.7K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24ep32mc204t-e-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic24ep32mc204t-e-pt</a>

## Pin Diagrams (Continued)

36-Pin VTLA<sup>(1,2,3)</sup>

■ = Pins are up to 5V tolerant



- Note 1:** The RPn/RPI<sub>n</sub> pins can be used by any remappable peripheral with some limitation. See **Section 11.4 “Peripheral Pin Select (PPS)”** for available peripherals and for information on limitations.
- 2:** Every I/O port pin (RA<sub>x</sub>-RG<sub>x</sub>) can be used as a Change Notification pin (CN<sub>Ax</sub>-CNG<sub>x</sub>). See **Section 11.0 “I/O Ports”** for more information.
- 3:** The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4:** There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTGEN bit field in Table 27-2.

**REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)**

bit 2	<b>SFA:</b> Stack Frame Active Status bit 1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSWPAG values 0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
bit 1	<b>RND:</b> Rounding Mode Select bit <sup>(1)</sup> 1 = Biased (conventional) rounding is enabled 0 = Unbiased (convergent) rounding is enabled
bit 0	<b>IF:</b> Integer or Fractional Multiplier Mode Select bit <sup>(1)</sup> 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply

**Note 1:** This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

**2:** This bit is always read as ‘0’.

**3:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

**TABLE 4-11: PTG REGISTER MAP**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTGCST	0AC0	PTGEN	—	PTGSIDL	PTGTOGL	—	PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWTO	—	—	—	—	PTGITM<1:0>	0000	
PTGCON	0AC2	PTGCLK<2:0>				PTGDIV<4:0>				PTGPWD<3:0>				PTGWDT<2:0>				0000
PTGBTE	0AC4	ADCTS<4:1>				IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS	0000
PTGHOLD	0AC6	PTGHOLD<15:0>															0000	
PTGT0LIM	0AC8	PTGT0LIM<15:0>															0000	
PTGT1LIM	0ACA	PTGT1LIM<15:0>															0000	
PTGSDLIM	0ACC	PTGSDLIM<15:0>															0000	
PTGC0LIM	0ACE	PTGC0LIM<15:0>															0000	
PTGC1LIM	0AD0	PTGC1LIM<15:0>															0000	
PTGADJ	0AD2	PTGADJ<15:0>															0000	
PTGL0	0AD4	PTGL0<15:0>															0000	
PTGQPTR	0AD6	—	—	—	—	—	—	—	—	—	—	—	—	—	PTGQPTR<4:0>	0000		
PTGQUE0	0AD8	STEP1<7:0>															0000	
PTGQUE1	0ADA	STEP3<7:0>															0000	
PTGQUE2	0ADC	STEP5<7:0>															0000	
PTGQUE3	0ADE	STEP7<7:0>															0000	
PTGQUE4	0AE0	STEP9<7:0>															0000	
PTGQUE5	0AE2	STEP11<7:0>															0000	
PTGQUE6	0AE4	STEP13<7:0>															0000	
PTGQUE7	0AE6	STEP15<7:0>															0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-27: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC204/504 AND PIC24EPXXXGP/MC204 DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	—	—	RP35R<5:0>						—	—	RP20R<5:0>					0000	
RPOR1	0682	—	—	RP37R<5:0>						—	—	RP36R<5:0>					0000	
RPOR2	0684	—	—	RP39R<5:0>						—	—	RP38R<5:0>					0000	
RPOR3	0686	—	—	RP41R<5:0>						—	—	RP40R<5:0>					0000	
RPOR4	0688	—	—	RP43R<5:0>						—	—	RP42R<5:0>					0000	
RPOR5	068A	—	—	RP55R<5:0>						—	—	RP54R<5:0>					0000	
RPOR6	068C	—	—	RP57R<5:0>						—	—	RP56R<5:0>					0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-28: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC206/506 AND PIC24EPXXXGP/MC206 DEVICES ONLY**

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	—	—	RP35R<5:0>						—	—	RP20R<5:0>					0000	
RPOR1	0682	—	—	RP37R<5:0>						—	—	RP36R<5:0>					0000	
RPOR2	0684	—	—	RP39R<5:0>						—	—	RP38R<5:0>					0000	
RPOR3	0686	—	—	RP41R<5:0>						—	—	RP40R<5:0>					0000	
RPOR4	0688	—	—	RP43R<5:0>						—	—	RP42R<5:0>					0000	
RPOR5	068A	—	—	RP55R<5:0>						—	—	RP54R<5:0>					0000	
RPOR6	068C	—	—	RP57R<5:0>						—	—	RP56R<5:0>					0000	
RPOR7	068E	—	—	RP97R<5:0>						—	—	—	—	—	—	—	0000	
RPOR8	0690	—	—	RP118R<5:0>						—	—	—	—	—	—	—	0000	
RPOR9	0692	—	—	—	—	—	—	—	—	—	—	RP120R<5:0>					0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 4.4.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.


- Note 1:** DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
- 2:** Clearing the DSxPAG in software has no effect.

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit, EA<15> = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the Data Space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-17.

For more information on the PSV page access using Data Space Page registers, refer to the “**Program Space Visibility from Data Space**” section in “**Program Memory**” (DS70613) of the “*dsPIC33/PIC24 Family Reference Manual*”.

**FIGURE 4-17: EDS MEMORY MAP**



**REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>**

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	—	VREGSF	—	CM	VREGS
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15	<b>TRAPR:</b> Trap Reset Flag bit 1 = A Trap Conflict Reset has occurred 0 = A Trap Conflict Reset has not occurred
bit 14	<b>IOPUWR:</b> Illegal Opcode or Uninitialized W Access Reset Flag bit 1 = An illegal opcode detection, an illegal address mode or Uninitialized W register used as an Address Pointer caused a Reset 0 = An illegal opcode or Uninitialized W register Reset has not occurred
bit 13-12	<b>Unimplemented:</b> Read as '0'
bit 11	<b>VREGSF:</b> Flash Voltage Regulator Standby During Sleep bit 1 = Flash voltage regulator is active during Sleep 0 = Flash voltage regulator goes into Standby mode during Sleep
bit 10	<b>Unimplemented:</b> Read as '0'
bit 9	<b>CM:</b> Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has occurred. 0 = A Configuration Mismatch Reset has not occurred
bit 8	<b>VREGS:</b> Voltage Regulator Standby During Sleep bit 1 = Voltage regulator is active during Sleep 0 = Voltage regulator goes into Standby mode during Sleep
bit 7	<b>EXTR:</b> External Reset ( <u>MCLR</u> ) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred
bit 6	<b>SWR:</b> Software RESET (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed
bit 5	<b>SWDTEN:</b> Software Enable/Disable of WDT bit <sup>(2)</sup> 1 = WDT is enabled 0 = WDT is disabled
bit 4	<b>WDTO:</b> Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred

**Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.**2:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

## 9.0 OSCILLATOR CONFIGURATION

**Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “Oscillator” (DS70580) in the “dsPIC33/PIC24 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)).


- 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection

A simplified diagram of the oscillator system is shown in Figure 9-1.

**FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM**



## 9.1 CPU Clocking System

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency,  $F_{CY}$ , is given by Equation 9-1.

### EQUATION 9-1: DEVICE OPERATING FREQUENCY


$$F_{CY} = F_{osc}/2$$

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency ( $F_{IN}$ ) and output frequency ( $F_{PLLO}$ ). In clock modes S1 and S3, when the PLL output is selected,  $F_{OSC} = F_{PLLO}$ .

Equation 9-3 provides the relationship between input frequency ( $F_{IN}$ ) and VCO frequency ( $F_{VCO}$ ).

**FIGURE 9-2: PLL BLOCK DIAGRAM**



### EQUATION 9-2: FPLLO CALCULATION

$$F_{PLLO} = F_{IN} \times \left( \frac{M}{N_1 \times N_2} \right) = F_{IN} \times \left( \frac{(PLL DIV + 2)}{(PLLPRE + 2) \times 2(PLL POST + 1)} \right)$$

Where:

$$N_1 = PLLPRE + 2$$

$$N_2 = 2 \times (PLL POST + 1)$$

$$M = PLL DIV + 2$$

### EQUATION 9-3: Fvco CALCULATION

$$F_{VCO} = F_{IN} \times \left( \frac{M}{N_1} \right) = F_{IN} \times \left( \frac{(PLL DIV + 2)}{(PLLPRE + 2)} \right)$$

### 16.3 PWMx Control Registers

#### REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU <sup>(1)</sup>	SYNCPOL <sup>(1)</sup>	SYNCOEN <sup>(1)</sup>
bit 15							
bit 8							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN <sup>(1)</sup>	SYNCSRC2 <sup>(1)</sup>	SYNCSRC1 <sup>(1)</sup>	SYNCSRC0 <sup>(1)</sup>	SEVTPS3 <sup>(1)</sup>	SEVTPS2 <sup>(1)</sup>	SEVTPS1 <sup>(1)</sup>	SEVTPS0 <sup>(1)</sup>
bit 7							
bit 0							

**Legend:**

R = Readable bit  
-n = Value at POR

HC = Hardware Clearable bit

W = Writable bit  
'1' = Bit is set

HS = Hardware Settable bit

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared

x = Bit is unknown

- |        |  |
|--------|--|
| bit 15 | <b>PTEN:</b> PWMx Module Enable bit<br>1 = PWMx module is enabled<br>0 = PWMx module is disabled   |
| bit 14 | <b>Unimplemented:</b> Read as '0'  |
| bit 13 | <b>PTSIDL:</b> PWMx Time Base Stop in Idle Mode bit<br>1 = PWMx time base halts in CPU Idle mode<br>0 = PWMx time base runs in CPU Idle mode   |
| bit 12 | <b>SESTAT:</b> Special Event Interrupt Status bit<br>1 = Special event interrupt is pending<br>0 = Special event interrupt is not pending  |
| bit 11 | <b>SEIEN:</b> Special Event Interrupt Enable bit<br>1 = Special event interrupt is enabled<br>0 = Special event interrupt is disabled  |
| bit 10 | <b>EIPU:</b> Enable Immediate Period Updates bit <sup>(1)</sup><br>1 = Active Period register is updated immediately<br>0 = Active Period register updates occur on PWMx cycle boundaries                    |
| bit 9  | <b>SYNCPOL:</b> Synchronize Input and Output Polarity bit <sup>(1)</sup><br>1 = SYNC1/SYNCO1 polarity is inverted (active-low)<br>0 = SYNC1/SYNCO1 is active-high  |
| bit 8  | <b>SYNCOEN:</b> Primary Time Base Sync Enable bit <sup>(1)</sup><br>1 = SYNC0 output is enabled<br>0 = SYNC0 output is disabled  |
| bit 7  | <b>SYNCEN:</b> External Time Base Synchronization Enable bit <sup>(1)</sup><br>1 = External synchronization of primary time base is enabled<br>0 = External synchronization of primary time base is disabled |

- Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNC1 feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.
- 2:** See Section 24.0 “Peripheral Trigger Generator (PTG) Module” for information on this selection.

**NOTES:**

**REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15						bit 8	

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 |       |       |       |       |       | bit 0 |       |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-10      **Unimplemented:** Read as '0'

bit 9-0      **AMSK<9:0>:** Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position


0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

**FIGURE 21-1: ECAN™ MODULE BLOCK DIAGRAM**



**REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15						bit 8	

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7						bit 0	

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-10      **ITRIM<5:0>: Current Source Trim bits**

011111 = Maximum positive change from nominal current + 62%

011110 = Maximum positive change from nominal current + 60%

•

•

•

000010 = Minimum positive change from nominal current + 4%

000001 = Minimum positive change from nominal current + 2%

000000 = Nominal current output specified by IRNG&lt;1:0&gt;

111111 = Minimum negative change from nominal current - 2%

111110 = Minimum negative change from nominal current - 4%

•

•

•

100010 = Maximum negative change from nominal current - 60%

100001 = Maximum negative change from nominal current - 62%

bit 9-8      **IRNG<1:0>: Current Source Range Select bits**11 =  $100 \times \text{Base Current}^{(2)}$ 10 =  $10 \times \text{Base Current}^{(2)}$ 01 = Base Current Level<sup>(2)</sup>00 =  $1000 \times \text{Base Current}^{(1,2)}$ bit 7-0      **Unimplemented:** Read as '0'**Note 1:** This current range is not available to be used with the internal temperature measurement diode.**2:** Refer to the CTMU Current Source Specifications (Table 30-56) in **Section 30.0 “Electrical Characteristics”** for the current range selection values.

**REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING  
CONTROL REGISTER**

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	—	OCEN	OCNEN	OBEN	OBEN	OAEN	OANEN
bit 15	bit 8						

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| NAGS  | PAGS  | ACEN  | ACNEN | ABEN  | ABEN  | AAEN  | AANEN |
| bit 7 | bit 0 |       |       |       |       |       |       |

**Legend:**

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared  
x = Bit is unknown

- bit 15      **HLMS:** High or Low-Level Masking Select bits  
               1 = The masking (blanking) function will prevent any asserted ('0') comparator signal from propagating  
               0 = The masking (blanking) function will prevent any asserted ('1') comparator signal from propagating
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **OCEN:** OR Gate C Input Enable bit  
               1 = MCI is connected to OR gate  
               0 = MCI is not connected to OR gate
- bit 12      **OCNEN:** OR Gate C Input Inverted Enable bit  
               1 = Inverted MCI is connected to OR gate  
               0 = Inverted MCI is not connected to OR gate
- bit 11      **OBEN:** OR Gate B Input Enable bit  
               1 = MBI is connected to OR gate  
               0 = MBI is not connected to OR gate
- bit 10      **OBEN:** OR Gate B Input Inverted Enable bit  
               1 = Inverted MBI is connected to OR gate  
               0 = Inverted MBI is not connected to OR gate
- bit 9        **OAEN:** OR Gate A Input Enable bit  
               1 = MAI is connected to OR gate  
               0 = MAI is not connected to OR gate
- bit 8        **OANEN:** OR Gate A Input Inverted Enable bit  
               1 = Inverted MAI is connected to OR gate  
               0 = Inverted MAI is not connected to OR gate
- bit 7        **NAGS:** AND Gate Output Inverted Enable bit  
               1 = Inverted ANDI is connected to OR gate  
               0 = Inverted ANDI is not connected to OR gate
- bit 6        **PAGS:** AND Gate Output Enable bit  
               1 = ANDI is connected to OR gate  
               0 = ANDI is not connected to OR gate
- bit 5        **ACEN:** AND Gate C Input Enable bit  
               1 = MCI is connected to AND gate  
               0 = MCI is not connected to AND gate
- bit 4        **ACNEN:** AND Gate C Input Inverted Enable bit  
               1 = Inverted MCI is connected to AND gate  
               0 = Inverted MCI is not connected to AND gate

**TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)**

Base Instr #	Assembly Mnemonic	Assembly Syntax	Description	# of Words	# of Cycles <sup>(2)</sup>	Status Flags Affected
9	BTG	BTG f,#bit4	Bit Toggle f	1	1	None
		BTG Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST f,#bit4	Bit Test f	1	1	Z
		BTST.C Ws,#bit4	Bit Test Ws to C	1	1	C
		BTST.Z Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C Ws,Wb	Bit Test Ws<Wb> to C	1	1	C
		BTST.Z Ws,Wb	Bit Test Ws<Wb> to Z	1	1	Z
13	BTSTS	BTSTS f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C Ws,#bit4	Bit Test Ws to C, then Set	1	1	C
		BTSTS.Z Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL lit23	Call subroutine	2	4	SFA
		CALL Wn	Call indirect subroutine	1	4	SFA
		CALL.L Wn	Call indirect subroutine (long address)	1	4	SFA
15	CLR	CLR f	f = 0x0000	1	1	None
		CLR WREG	WREG = 0x0000	1	1	None
		CLR Ws	Ws = 0x0000	1	1	None
		CLR Acc,Wx,Wxd,Wy,Wyd,AWB <sup>(1)</sup>	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT	Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM f	f = $\bar{f}$	1	1	N,Z
		COM f,WREG	WREG = $\bar{f}$	1	1	N,Z
		COM Ws,Wd	Wd = $\bar{Ws}$	1	1	N,Z
18	CP	CP f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0 f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0 Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
		CPB Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
		CPBEQ CPBEQ Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
22	CPSGT	CPSGT Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
		CPBGT CPBGT Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
23	CPSLT	CPSLT Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
		CPBLT CPBLT Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
24	CPSNE	CPSNE Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
		CPBNE CPBNE Wb,Wn,Expr	Compare Wb with Wn, branch if ≠	1	1 (5)	None

**Note 1:** These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

**2:** Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

**TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended		
Parameter No.	Typ.	Max.	Units	Conditions	
<b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X and PIC24EP32GP/MC20X</b>					
DC60d	30	100	µA	-40°C	3.3V
DC60a	35	100	µA	+25°C	
DC60b	150	200	µA	+85°C	
DC60c	250	500	µA	+125°C	
<b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP64GP50X, dsPIC33EP64MC20X/50X and PIC24EP64GP/MC20X</b>					
DC60d	25	100	µA	-40°C	3.3V
DC60a	30	100	µA	+25°C	
DC60b	150	350	µA	+85°C	
DC60c	350	800	µA	+125°C	
<b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X and PIC24EP128GP/MC20X</b>					
DC60d	30	100	µA	-40°C	3.3V
DC60a	35	100	µA	+25°C	
DC60b	150	350	µA	+85°C	
DC60c	550	1000	µA	+125°C	
<b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X and PIC24EP256GP/MC20X</b>					
DC60d	35	100	µA	-40°C	3.3V
DC60a	40	100	µA	+25°C	
DC60b	250	450	µA	+85°C	
DC60c	1000	1200	µA	+125°C	
<b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X and PIC24EP512GP/MC20X</b>					
DC60d	40	100	µA	-40°C	3.3V
DC60a	45	100	µA	+25°C	
DC60b	350	800	µA	+85°C	
DC60c	1100	1500	µA	+125°C	

**Note 1:** IPD (Sleep) current is measured as follows:


- CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

**TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
DI60a	IICL	<b>Input Low Injection Current</b>	0	—	-5 <sup>(4,7)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7
DI60b	IICH	<b>Input High Injection Current</b>	0	—	+5 <sup>(5,6,7)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins <sup>(6)</sup>
DI60c	ΣIICT	<b>Total Input Injection Current (sum of all I/O and control pins)</b>	-20 <sup>(8)</sup>	—	+20 <sup>(8)</sup>	mA	Absolute instantaneous sum of all ± input injection currents from all I/O pins (   IICL +   IICH   ) ≤ ΣIICT


- Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- 2:** Negative current is defined as current sourced by the pin.
- 3:** See the “Pin Diagrams” section for the 5V tolerant I/O pins.
- 4:** VIL source < (Vss – 0.3). Characterized but not tested.
- 5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V.
- 7:** Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 8:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

**FIGURE 30-21: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)  
TIMING CHARACTERISTICS**



## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins		N		44
Pitch		e		0.65 BSC
Overall Height		A	0.80	0.90
Standoff		A1	0.00	0.02
Terminal Thickness		A3	0.20 REF	
Overall Width		E	8.00 BSC	
Exposed Pad Width		E2	6.25	6.45
Overall Length		D	8.00 BSC	
Exposed Pad Length		D2	6.25	6.45
Terminal Width		b	0.20	0.30
Terminal Length		L	0.30	0.40
Terminal-to-Exposed-Pad		K	0.20	-

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

## P

Packaging .....	479
Details .....	505
Marking .....	479, 481
Peripheral Module Disable (PMD).....	165
Peripheral Pin Select (PPS).....	175
Available Peripherals .....	175
Available Pins .....	175
Control .....	175
Control Registers .....	183
Input Mapping .....	176
Output Selection for Remappable Pins .....	180
Pin Selection for Selectable Input Sources .....	178
Selectable Input Sources .....	177
Peripheral Trigger Generator (PTG) Module.....	337
PICkit 3 In-Circuit Debugger/Programmer .....	399
Pinout I/O Descriptions (table) .....	26
Power-Saving Features.....	163
Clock Frequency .....	163
Clock Switching.....	163
Instruction-Based Modes .....	163
Idle .....	164
Interrupts Coincident with Power Save Instructions .....	164
Sleep.....	164
Resources.....	165
Program Address Space .....	45
Construction .....	117
Data Access from Program Memory Using Table Instructions.....	118
Memory Map (dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X, PIC24EP128GP/MC20X Devices) .....	47
Memory Map (dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X, PIC24EP256GP/MC20X Devices) .....	48
Memory Map (dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X, PIC24EP32GP/MC20X Devices) .....	45
Memory Map (dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X, PIC24EP512GP/MC20X Devices) .....	49
Memory Map (dsPIC33EP64GP50X, dsPIC33EP64MC20X/50X, PIC24EP64GP/MC20X Devices) .....	46
Table Read High Instructions TBLRDH.....	118
Table Read Low Instructions (TBLRDL) .....	118
Program Memory .....	50
Organization.....	50
Reset Vector .....	50
Programmable CRC Generator.....	373
Control Registers .....	375
Overview .....	374
Resources .....	374
Programmer's Model .....	37
Register Descriptions .....	37
PTG .....	340
Control Registers .....	340
Introduction .....	337
Output Descriptions .....	353
Resources .....	339
Step Commands and Format .....	350

## Q

QEI .....	252
Control Registers .....	252
Resources .....	251
Quadrature Encoder Interface (QEI).....	249
R	
Register Maps .....	84
ADC1 .....	84
CPU Core (dsPIC33EPXXXMC20X/50X, dsPIC33EPXXXGP50X Devices) .....	63
CPU Core (PIC24EPXXXGP/MC20X Devices).....	65
CRC .....	88
CTMU .....	97
DMAC .....	98
ECAN1 (When WIN (C1CTRL1) = 0 or 1) for dsPIC33EPXXXMC/GP50X Devices.....	85
ECAN1 (When WIN (C1CTRL1) = 0) for dsPIC33EPXXXMC/GP50X Devices .....	85
ECAN1 (WIN (C1CTRL1) = 1) for dsPIC33EPXXXMC/GP50X Devices .....	86
I2C1 and I2C2 .....	82
Input Capture 1 through Input Capture 4 .....	76
Interrupt Controller (dsPIC33EPXXXGP50X Devices) .....	69
Interrupt Controller (dsPIC33EPXXXMC20X Devices).....	71
Interrupt Controller (dsPIC33EPXXXMC50X Devices).....	73
Interrupt Controller (PIC24EPXXXGP20X Devices) .....	66
Interrupt Controller (PIC24EPXXXMC20X Devices) .....	67
JTAG Interface .....	97
NVM .....	93
Op Amp/Comparator.....	97
Output Compare 1 through Output Compare 4 .....	77
Peripheral Pin Select Input (dsPIC33EPXXXGP50X Devices) .....	91
Peripheral Pin Select Input (dsPIC33EPXXXMC20X Devices).....	92
Peripheral Pin Select Input (dsPIC33EPXXXMC50X Devices).....	91
Peripheral Pin Select Input (PIC24EPXXXGP20X Devices) .....	90
Peripheral Pin Select Input (PIC24EPXXXMC20X Devices) .....	90
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC202/502, PIC24EPXXXGP/MC202 Devices) .....	88
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC203/503, PIC24EPXXXGP/MC203 Devices) .....	88
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC204/504, PIC24EPXXXGP/MC204 Devices) .....	89
Peripheral Pin Select Output (dsPIC33EPXXXGP/MC206/506, PIC24EPXXXGP/MC206 Devices) .....	89
PMD (dsPIC33EPXXXGP50X Devices) .....	95
PMD (dsPIC33EPXXXMC20X Devices) .....	96
PMD (dsPIC33EPXXXMC50X Devices) .....	95
PMD (PIC24EPXXXGP20X Devices) .....	94