

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

⊡XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	21
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512gp202t-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES

F <i>P</i>	MIL	ES											_	_	_	_			_	_	
	()	es)				Rei	mappa	ble P	eriphe	erals					-						
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM <sup>(4)</sup> (Channels)	Quadrature Encoder Interface	UART	SPI <sup>(2)</sup>	ECAN™ Technology	External Interrupts <sup>(3)</sup>	I²C™	<b>CRC Generator</b>	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	PTG	I/O Pins	Pins	Packages
PIC24EP32MC202	512	32	4																		
PIC24EP64MC202	1024	64	8																		SPDIP,
PIC24EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC, SSOP <sup>(5)</sup> ,
PIC24EP256MC202	1024	256	32																		QFN-S
PIC24EP512MC202	1024	512	48																		
PIC24EP32MC203	512	32	4	-			<u> </u>	,	6	6		<u> </u>	6		_		v	~	0-		) (T) A
PIC24EP64MC203	1024	64	8	5	4	4	6	1	2	2	_	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
PIC24EP32MC204	512	32	4															1			
PIC24EP64MC204	1024	64	8																		VTLA <sup>(5)</sup> ,
PIC24EP128MC204	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	9	3/4	Yes	Yes	35	44/ 48	TQFP, QFN,
PIC24EP256MC204	1024	256	32																	40	UQFN
PIC24EP512MC204	1024	512	48																		
PIC24EP64MC206	1024	64	8																		
PIC24EP128MC206	1024	128	16	F	4	4	6	4	2	2		2	2	1	10	2/4	Vaa	Vaa	50	64	TQFP,
PIC24EP256MC206	1024	256	32	5	4	4	6	1	2	2	_	3	2	1	16	3/4	Yes	Yes	53	64	QFN
PIC24EP512MC206	1024	512	48																		
dsPIC33EP32MC202	512	32	4																		
dsPIC33EP64MC202	1024	64	8																		SPDIP,
dsPIC33EP128MC202	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	6	2/3 <b>(1)</b>	Yes	Yes	21	28	SOIC, SSOP <sup>(5)</sup> ,
dsPIC33EP256MC202	1024	256	32																		QFN-S
dsPIC33EP512MC202	1024	512	48																		
dsPIC33EP32MC203	512	32	4	5	4	4	6	1	2	2		3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP64MC203	1024	64	8	э	4	4	0	-	2	2		ა	2	I	0	3/4	res	tes	25	30	VILA
dsPIC33EP32MC204	512	32	4																		
dsPIC33EP64MC204	1024	64	8																		VTLA <sup>(5)</sup> ,
dsPIC33EP128MC204	1024	128	16	5	4	4	6	1	2	2	—	3	2	1	9	3/4	Yes	Yes	35	44/ 48	TQFP, QFN,
dsPIC33EP256MC204	1024	256	32																		UQFN
dsPIC33EP512MC204	1024	512	48																		
dsPIC33EP64MC206	1024	64	8																		
dsPIC33EP128MC206	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	16	3/4	Yes	Yes	53	64	TQFP,
dsPIC33EP256MC206	1024	256	32	5	+	1	0	1	2	2		5	2	· ·	10	5/4	165	163	55	04	QFN
dsPIC33EP512MC206	1024	512	48																		
dsPIC33EP32MC502	512	32	4																		
dsPIC33EP64MC502	1024	64	8																		SPDIP, SOIC,
dsPIC33EP128MC502	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	6	2/3(1)	Yes	Yes	21	28	SOIC, SSOP <sup>(5)</sup> ,
dsPIC33EP256MC502	1024	256	32																		QFN-S
dsPIC33EP512MC502	1024	512	48																		
dsPIC33EP32MC503	512	32	4	5	4	4	6	1	2	2	1	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP64MC503	1024	64	8	~					_	_			_		Ĵ	<i></i>					


Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details. 2: Only SPI2 is remappable.

**3:** INTO is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

FIGURE 3-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X CPU BLOCK DIAGRAM



1:	CPU C	ORE RE	EGISTEI	R MAP F	OR dsF	PIC33EP	XXXMC	20X/50X	( AND d	sPIC33	EPXXX	GP50X	DEVICE	S ONL	Y (CON	TINUE	D)
Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
0044	VAR	_	US<	:1:0>	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	SFA	RND	IF	0020
0046	XMODEN	YMODEN	_	_		BWM	I<3:0>			YWM<	<3:0>	-		XWM<	<3:0>		0000
0048		XMODSRT<15:0> —											0000				
004A		XMODEND<15:0> —												0001			
004C							YMC	DSRT<15:0	)>								0000
004E							YMC	DEND<15:0	)>								0001
0050	BREN							XBF	REV<14:0>								0000
0052	—	_							DISICNT<	13:0>							0000
0054	_	_	_	_	_	_	_					TBLPA	G<7:0>				0000
0058				•	•	•	•	MSTRPR<	<15:0>								0000
	Addr. 0042 0044 0046 0048 0048 004A 004C 004C 004E 0050 0052 0054	Addr.         Bit 15           0042         OA           0044         VAR           0046         XMODEN           0048         -           0044         -           0045         -           0046         BREN           0047         -	Addr.         Bit 15         Bit 14           0042         OA         OB           0044         VAR         —           0046         XMODEN         YMODEN           0048         —	Addr.         Bit 15         Bit 14         Bit 13           0042         OA         OB         SA           0044         VAR         —         US<	Addr.         Bit 15         Bit 14         Bit 13         Bit 12           0042         OA         OB         SA         SB           0044         VAR         —         US<1:0>           0046         XMODEN         YMODEN         —         —           0048         —	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11           0042         OA         OB         SA         SB         OAB           0044         VAR         —         US<1:0>         EDT           0046         XMODEN         YMODEN         —         —         —           0048	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10           0042         OA         OB         SA         SB         OAB         SAB           0044         VAR         —         US<1:0>         EDT            0046         XMODEN         MODEN         —         —         BWM           0048	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9           0042         OA         OB         SA         SB         OAB         SAB         DA           0044         VAR         —         US<1:0>         EDT         DL<2:0>           0046         XMODEN         MODEN         —         —         BWM<3:0>           0048         —         —         —         BWM<3:0>         XMC           0040         —         —         —         BWM<3:0>         XMC           0044         O         —         —         —         MC           0048         —         —         —         —         MC           00404         —         —         —         —         MC           00404         —         —         —         —         YMC           00404         —         —         —         YMC         YMC           00410         —         —         —         YMC         YMC           0050         BREN         —         —         —         —         —           0051         —         — <td>Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8           0042         OA         OB         SA         SB         OAB         SAB         DA         DC           0044         VAR         —         US&lt;1:0&gt;         EDT         DL&lt;2:0&gt;         D04         DC           0046         XMODEN         YMODEN         —         —         BWM&lt;3:0&gt;         XMODENDRT&lt;15:0</td> 0048            —         —         XMODENDRT<15:0	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8           0042         OA         OB         SA         SB         OAB         SAB         DA         DC           0044         VAR         —         US<1:0>         EDT         DL<2:0>         D04         DC           0046         XMODEN         YMODEN         —         —         BWM<3:0>         XMODENDRT<15:0	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 70042OAOBSASBOABSABDADCIPL20044VARUS<1:0>EDT $DL<2:0>$ SATA0046XMODENYMODENBWM<3:0>SATA0048 $$ BWM<3:0>SATA0044 $$ BWM<3:0>SATA0045 $$ BWM<3:0>SATA0046 $$ SATA0047 $$ $$ SATA0048 $$ $$ $$ 0047 $$ $$ $$ 0048 $$ $$ $$ 0049 $$ $$ $$ 0040 $$ $$ $$ 0041 $$ $$ $$ 0042 $$ $$ $$ 0043 $$ $$ $$ 0044 $$ $$ $$ 0050BREN $$ $$ 0050BREN $$ $$ $$ 0051 $$ $$ $$ $$ 0052 $$ $$ $$ $$ 0054 $$ $$ $$ $$ 0054 $$ $$ $$ $$ 0054 $$ $$ $$ $$	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 60042OAOBSASBOABSABDADCIPL2IPL10044VARUS<1:0>EDT $DL<2:0>$ SATASATB0046XMODENMODEN $BWM<3:0>$ VMODSRT<15:0>0048 $VMODEN$ $MMODENYWM0044VMODENMMODENYWM0045VMODENMMODENYWM0046VMODENMMODEN<15:0>YWM0047VMODENYMODEND<15:0>YWM0048VMODENYMODEND<15:0>YWM0049VMODENYMODEND<15:0>YMODEND0040VMODENYMODEND<15:0>YMODEND0050BRENVMODENUSICNT<13:0>00510054$	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0           0044         VAR         —         US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW           0046         XMODEN         YMODEN         —         —         BUM<	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA           0044         VAR          US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT           0046         XMODEN         MODEN           BWM<3:0>         YWM<:0>         YWM         YWM         YWM         YWM         YWM           BWM<3:0>         YWM         YWM	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N           0044         VAR          US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT         IPL3           0046         XMODEN         YMODEN           BWH<3:0>         YWMUNCTIS:0>         YWMUNCTIS:0>         YWMUNCTIS:0>         YWMUNCTIS:0>         YWMUNCTIS:0>         YWWUNCTIS:0>         YWWUNC	Addr.Bit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 3Bit 20042OAOBSASBOABSABDADCIPL2IPL1IPL0RANOV0044VAR-US<1:0-	Addr.         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N         OV         Z           0044         VAR         —         US<1:0>         EDT         DL<2:0>         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND           0046         XMODEN         YMODEN         —         —         BWM<3:0>         YWM<3:0>         XWM<3:0>         XWM<3:0	Addr.         Bit 13         Bit 13         Bit 13         Bit 13         Bit 10         Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           0042         OA         OB         SA         SB         OAB         SAB         DA         DC         IPL2         IPL1         IPL0         RA         N         OV         Z         C           0044         VAR         -         US<1:>         EDT         DL<2:>         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND         IFF           0046         XMODEN         YMODEN         -         -         BWM<3:>         ST         SATA         SATB         SATDW         ACCSAT         IPL3         SFA         RND         IFF           0048         VMODEN         YMODEN         -         -         BWM<3:>         ST         SATA         SATB         SATDW         ACCSAT         IPL3         SAT         RND         IFF           0044         U         VMOTEN         VMOTEN         VMOTEN         VMOTEN         VMOTEN         VMOTEN         -         -         -         -

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 64

								•										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								xxxx
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	—	TSYNC	TCS		0000
TMR2	0106								Timer2	Register								xxxx
TMR3HLD	0108						Time	er3 Holding	Register (fo	r 32-bit time	r operations	only)						xxxx
TMR3	010A		Timer3 Register										xxxx					
PR2	010C		Period Register 2											FFFF				
PR3	010E		Period Register 3											FFFF				
T2CON	0110	TON	—	TSIDL	—	—	—	_	—	—	TGATE	TCKP	S<1:0>	T32	_	TCS		0000
T3CON	0112	TON	-	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS		0000
TMR4	0114			•	•	•	•	•	Timer4	Register				•	•	•	•	xxxx
TMR5HLD	0116						Т	imer5 Holdir	ng Register	(for 32-bit o	perations on	ly)						xxxx
TMR5	0118								Timer5	Register								xxxx
PR4	011A								Period F	Register 4								FFFF
PR5	011C		Period Register 5										FFFF					
T4CON	011E	TON	—	TSIDL	—	—	—	—	_	—	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000

# TABLE 4-8: TIMER1 THROUGH TIMER5 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-49: PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30	_	_	_		_	_	_	TRISD8		TRISD6	TRISD5					_	0160
PORTD	0E32	_	_		_	_	_		RD8	—	RD6	RD5	—	_	_	_		xxxx
LATD	0E34	_	_		_	_	_		LATD8	—	LATD6	LATD5	—	_	_	_		xxxx
ODCD	0E36	_			-				ODCD8	—	ODCD6	ODCD5	—	_	_	_		0000
CNEND	0E38	_			-				CNIED8	—	CNIED6	CNIED5	—	_	_	_		0000
CNPUD	0E3A	_	_		_	_	_		CNPUD8	—	CNPUD6	CNPUD5	—	_	_	_		0000
CNPDD	0E3C	_	_		_	_	_		CNPDD8	—	CNPDD6	CNPDD5	—	_	_	_		0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-50: PORTE REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40	TRISE15	TRISE14	TRISE13	TRISE12	—	_	_	—	_		-	—	—	_	—		F000
PORTE	0E42	RE15	RE14	RE13	RE12	_	—	—	—	-	—	—	_	—	—	—	—	xxxx
LATE	0E44	LATE15	LATE14	LATE13	LATE12	_	_		—	_	_		_	—	-	—	_	xxxx
ODCE	0E46	ODCE15	ODCE14	ODCE13	ODCE12	—	-	-	-			-	—	—	_	_		0000
CNENE	0E48	CNIEE15	CNIEE14	CNIEE13	CNIEE12	_	—	—	—	-	—	—	_	—	—	—	—	0000
CNPUE	0E4A	CNPUE15	CNPUE14	CNPUE13	CNPUE12	_	_		—	_	_		_	—	-	—	_	0000
CNPDE	0E4C	CNPDE15	CNPDE14	CNPDE13	CNPDE12	_	_	_	_	-	_	—	_	—	_	_	_	0000
ANSELE	0E4E	ANSE15	ANSE14	ANSE13	ANSE12		—	_	—	_	_	_			_		_	F000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.


# TABLE 4-51: PORTF REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	—	-	—		—		—	-	-	—	-	-	—	-	TRISF1	TRISF0	0003
PORTF	0E52	—	—	_	—	—	—	—	_	—	—	—	—	—	—	RF1	RF0	xxxx
LATF	0E54	—	—	—	—	—	—	—	—	—	—	—	—	—	—	LATF1	LATF0	xxxx
ODCF	0E56	_	-	_	-	—	-	—			—			_	-	ODCF1	ODCF0	0000
CNENF	0E58		_	-		—	-	_	-	-	—	-	-	—	-	CNIEF1	CNIEF0	0000
CNPUF	0E5A	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CNPUF1	CNPUF0	0000
CNPDF	0E5C	_	_	_	_	-		_	_	_	_	_	_	_	-	CNPDF1	CNPDF0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
	TRGD	V<3:0>		—		—	_					
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_				TRGSTF	RT<5:0> <b>(1)</b>							
bit 7							bit					
Legend:	1. 1.4					(0)						
R = Readab		W = Writable		•	nented bit, read							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own					
bit 15-12		<b>)&gt;:</b> Trigger # Ou	-									
		per output for ev										
		ger output for ev										
		ger output for ev										
		ger output for ev ger output for ev										
		ger output for ev										
		ger output for ev										
		per output for ev										
		per output for ev										
		ger output for ev										
		ger output for ev										
	0100 = Trigg	ger output for ev	ery 5th trigge	r event								
		ger output for ev										
		ger output for ev										
		ger output for ev										
	0000 = Trigg	ger output for ev	ery trigger ev	ent								
bit 11-6	-	nted: Read as '										
bit 5-0	TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits <sup>(1)</sup>											
	111111 <b>=</b> W	aits 63 PWM cy	cles before g	enerating the fir	st trigger event	after the modu	le is enable					
	•			·								
	•			-								
	•			-								
	• • •	aits 2 PW/M ava	les hefore co	nerating the fire	t trigger event :	after the module	a is anabled					
		/aits 2 PWM cyc /aits 1 PWM cyc										

# REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER



#### REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
  - 1 = Transmit not yet started, SPIxTXB is full
  - 0 = Transmit started, SPIxTXB is empty

#### Standard Buffer mode:

Automatically set in hardware when core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.

# Enhanced Buffer mode:

Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.

#### bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

1 = Receive is complete, SPIxRXB is full

0 = Receive is incomplete, SPIxRXB is empty

#### Standard Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

#### Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

# 19.1 I<sup>2</sup>C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this UDL increases
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

# 19.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

#### 20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
  - a) If URXINV = 0, use a pull-up resistor on the RX pin.
  - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

#### 20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

#### REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER (CONTINUED)

- bit 1 **RBIF:** RX Buffer Interrupt Flag bit
  - 1 = Interrupt request has occurred
    - 0 = Interrupt request has not occurred
- bit 0 **TBIF:** TX Buffer Interrupt Flag bit
  - 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
_	—	—		—	—	—	_						
bit 15							bit						
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0						
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE						
bit 7							bit						
<b>Legend:</b> R = Readab	la hit	W = Writable b	.it		montod bit rook	l oo 'O'							
n = Value a		'1' = Bit is set	אנ	0 = Onimpler	mented bit, read	x = Bit is unkr							
	IL POR	I = DILIS SEL			areu		IOWI						
bit 15-8	Unimplemen	ted: Read as '0	,										
bit 7	-	Message Inter		bit									
		request is enabl	•	~									
		request is not er											
bit 6	WAKIE: Bus	Wake-up Activit	y Interrupt E	nable bit									
		equest is enabl											
		request is not er											
bit 5		Interrupt Enabl											
		request is enabl request is not er											
bit 4		ted: Read as '0											
bit 3	-	Almost Full Int		o hit									
DIL J		request is enabl	•	ebit									
		request is not er											
bit 2	<b>RBOVIE:</b> RX	Buffer Overflow	/ Interrupt Er	nable bit									
	1 = Interrupt	equest is enabl	ed										
	0 = Interrupt i	request is not er	nabled										
bit 1		ffer Interrupt En											
		equest is enabl											
		equiest is not er	nabled										
	0 = Interrupt request is not enabled <b>TBIE:</b> TX Buffer Interrupt Enable bit												
bit 0	TBIE: TX Buf	•	able bit										

#### REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

# dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

## REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

#### REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15		·					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MS	SK<1:0>	F2MS	<b>&lt;</b> <1:0>	F1MS	K<1:0>	F0MS	<<1:0>
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	01 = Accept	ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contain	mask			
bit 13-12	F6MSK<1:0	>: Mask Source	for Filter 6 bit	s (same values	s as bits<15:14	>)	
bit 11-10	F5MSK<1:0	>: Mask Source	for Filter 5 bit	s (same values	s as bits<15:14	>)	
bit 9-8	F4MSK<1:0	>: Mask Source	for Filter 4 bit	s (same values	s as bits<15:14	>)	
bit 7-6	F3MSK<1:0	>: Mask Source	for Filter 3 bit	s (same values	s as bits<15:14	>)	
bit 5-4	F2MSK<1:0	>: Mask Source	for Filter 2 bit	s (same values	s as bits<15:14	>)	
bit 3-2	F1MSK<1:0	>: Mask Source	for Filter 1 bit	s (same values	s as bits<15:14	>)	

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	_	—		—	_			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown			
							-			
bit 15-7	Unimplemen	ted: Read as	ʻ0'							
bit 6-4	CFSEL<2:0>	: Comparator	Filter Input Clo	ock Select bits						
	111 = T5CLK		·							
	110 = T4CLK									
	101 = T3CLK	( <sup>(1)</sup>								
	100 = T2CLK	<mark>(</mark> (2)								
	011 = Reserv									
	010 = SYNC	01 <sup>(3)</sup>								
	001 = Fosc <sup>(4</sup>	1)								
	000 = FP <sup>(4)</sup>									
bit 3	CFLTREN: Comparator Filter Enable bit									
		1 = Digital filter is enabled								
	•	er is disabled								
bit 2-0	CFDIV<2:0>: Comparator Filter Clock Divide Select bits									
	111 = Clock	Divide 1:128								
	110 = Clock Divide 1:64									
	101 = Clock	Divide 1:32								
	100 = Clock	Divide 1:16								
	011 = Clock									
	010 = Clock									
	001 = Clock									
	000 = Clock	Divide 1:1								
Note 1: S	See the Type C Ti	mer Block Diag	gram (Figure 1	3-2).						
	See the Type B Tir									
•										

# REGISTER 25-6: CMxFLTR: COMPARATOR x FILTER CONTROL REGISTER

- 3: See the High-Speed PWMx Module Register Interconnection Diagram (Figure 16-2).
  - 4: See the Oscillator System Diagram (Figure 9-1).

Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles <sup>(2)</sup>	Status Flags Affected
25	DAW			Wn = decimal adjust Wn		1	С
26 DEC		DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm , Wn <sup>(1)</sup>	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit15,Expr <sup>(1)</sup>	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn, Expr(1)	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd <sup>(1)</sup>	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd <sup>(1)</sup>	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
		GOTO.L	Wn	Go to indirect (long address)	1	4	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#litl0,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn, Acc, Wx, Wxd, Wy, Wyd, AWB <sup>(1)</sup>	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd <sup>(1)</sup>	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

## TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

DC CH	ARACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min.	Min. Typ. Max. Units Conditions						
DI60a	licl	Input Low Injection Current	0		<sub>-5</sub> (4,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7			
DI60b	Іісн	Input High Injection Current	0		+5 <sup>(5,6,7)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins <sup>(6)</sup>			
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(8)</sup>	_	+20 <sup>(8)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection cur- rents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT			

#### TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.


4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.



#### FIGURE 30-21: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS




FIGURE 30-26: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
			Devi	ce Sup	ply				
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0		Lesser of: VDD + 0.3 or 3.6	V			
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V			
			Refere	ence In	puts				
AD05	Vrefh	Reference Voltage High	AVss + 2.5		AVDD	V	VREFH = VREF+ VREFL = VREF- <b>(Note 1)</b>		
AD05a			3.0	_	3.6	V	VREFH = AVDD VREFL = AVSS = 0		
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.5	V	(Note 1)		
AD06a			0		0	V	VREFH = AVDD VREFL = AVSS = 0		
AD07	VREF	Absolute Reference Voltage	2.5	_	3.6	V	VREF = VREFH - VREFL		
AD08	IREF	Current Drain			10 600	μΑ μΑ	ADC off ADC on		
AD09	Iad	Operating Current <sup>(2)</sup>	—	5	_	mA	ADC operating in 10-bit mode (Note 1)		
			—	2	—	mA	ADC operating in 12-bit mode (Note 1)		
	•		Ana	log Inp	ut				
AD12	Vinh	Input Voltage Range VinH	VINL	_	Vrefh	V	This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input		
AD13	VINL	Input Voltage Range VINL	Vrefl	_	AVss + 1V	V	This voltage reflects Sample-and- Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input		
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	200	Ω	Impedance to achieve maximum performance of ADC		


# TABLE 30-57: ADC MODULE SPECIFICATIONS


**Note 1:** Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

# 36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	MILLIMETERS				
Dimension	Dimension Limits				
Number of Pins	Ν		36		
Number of Pins per Side	ND		10		
Number of Pins per Side	NE		8		
Pitch	е	0.50 BSC			
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.025	-	0.075	
Overall Width	E		5.00 BSC		
Exposed Pad Width	E2	3.60	3.75	3.90	
Overall Length	D		5.00 BSC		
Exposed Pad Length	D2	3.60	3.75	3.90	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.20	0.25	0.30	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.