

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512gp204t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and
	DSWPAG values
	0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
hit 1	PND: Dounding Mode Select hit(1)

- bit 1 **RND:** Rounding Mode Select bit⁽¹⁾
 - 1 = Biased (conventional) rounding is enabled
 - 0 = Unbiased (convergent) rounding is enabled

bit 0 IF: Integer or Fractional Multiplier Mode Select bit⁽¹⁾ 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply

- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.
 - **2:** This bit is always read as '0'.
 - 3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

TABLE	4-2:	CPU C	CORE RE	EGISTER	R MAP F	FOR PIC	24EPX)	XGP/M	C20X D	EVICES	ONLY							
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000								W0 (WR	EG)								xxxx
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	0008		W4 xx:									xxxx						
W5	000A		W5 xxx									xxxx						
W6	000C								W6									xxxx
W7	000E								W7									xxxx
W8	0010								W8									xxxx
W9	0012								W9									xxxx
W10	0014								W10									xxxx
W11	0016								W11									xxxx
W12	0018								W12									xxxx
W13	001A								W13									xxxx
W14	001C								W14									xxxx
W15	001E								W15									xxxx
SPLIM	0020								SPLIM<1	5:0>								0000
PCL	002E							P	CL<15:1>								—	0000
PCH	0030	—	-	_	_	—	—	—	—	_				PCH<6:0>				0000
DSRPAG	0032	—	-	_	_	—	—					DSRPA	G<9:0>					0001
DSWPAG	0034	_				_		_				DS	SWPAG<8:0	>				0001
RCOUNT	0036		RCOUNT<15:0> 000									0000						
SR	0042	_				—		—	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	VAR	_	-	_	—		—	_	-	_	—	-	IPL3	SFA	—	_	0020
DISICNT	0052	_	_							DISICNT<	:13:0>							0000
TBLPAG	0054	_	_	-	_	—		—	_				TBLPA	G<7:0>				0000
MSTRPR	0058		MSTRPR<15:0> 0000										0000					

D1 -4.0 - -

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	_	_	—	_	_	—	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4		_	_	—	_	_		_	_	—	DAE	DOOVR	—	_	_		0000
INTCON4	08C6		_				Ι	_			—	_		—			SGHT	0000
INTTREG	08C8	_	_	_	_		ILR<	3:0>		VECNUM<7:0>					0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	_	AD1MD	0000
PMD2	0762	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0764	_	_	—	—	_	CMPMD	_	_	CRCMD	_	—	_	—	—	I2C2MD	_	0000
PMD4	0766	_		_	_	_	_	_	_	_	_	_	_	REFOMD	CTMUMD	_	_	0000
PMD6	076A	_		_	_	_	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	_	_	_	0000
													DMA0MD					
PMD7	076C												DMA1MD	PTGMD				0000
PIVID7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	FIGMD	_	_	_	0000
													DMA3MD					

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

NOTES:

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits⁽⁴⁾
 - 11111 = No Sync or Trigger source for ICx
 - 11110 = Reserved
 - 11101 = Reserved
 - 11100 = CTMU module synchronizes or triggers ICx
 - 11011 = ADC1 module synchronizes or triggers $ICx^{(5)}$
 - 11010 = CMP3 module synchronizes or triggers $ICx^{(5)}$
 - $11001 = CMP2 \text{ module synchronizes or triggers ICx}^{(5)}$
 - 11000 = CMP1 module synchronizes or triggers $ICx^{(5)}$
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = IC4 module synchronizes or triggers ICx
 - 10010 = IC3 module synchronizes or triggers ICx
 - 10001 = IC2 module synchronizes or triggers ICx
 - 10000 = IC1 module synchronizes or triggers ICx
 - 01111 = Timer5 synchronizes or triggers ICx
 - 01110 = Timer4 synchronizes or triggers ICx
 - 01101 = Timer3 synchronizes or triggers ICx (default)
 - 01100 = Timer2 synchronizes or triggers ICx
 - 01011 = Timer1 synchronizes or triggers ICx
 - 01010 = PTGOx module synchronizes or triggers $ICx^{(6)}$
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = Reserved
 - 00110 = Reserved
 - 00101 = Reserved
 - 00100 = OC4 module synchronizes or triggers ICx
 - 00011 = OC3 module synchronizes or triggers ICx
 - 00010 = OC2 module synchronizes or triggers ICx
 - 00001 = OC1 module synchronizes or triggers ICx
 - 00000 = No Sync or Trigger source for ICx
- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set and cleared in software.
 - 4: Do not use the ICx module as its own Sync or Trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.
 - Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 PTGO8 = IC1

PTGO9 = IC2 PTGO10 = IC3 PTGO11 = IC4

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

_							
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4 ⁽¹⁾	SAMC3 ⁽¹⁾	SAMC2 ⁽¹⁾	SAMC1 ⁽¹⁾	SAMC0 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7 ⁽²⁾	ADCS6 ⁽²⁾	ADCS5 ⁽²⁾	ADCS4 ⁽²⁾	ADCS3 ⁽²⁾	ADCS2 ⁽²⁾	ADCS1 ⁽²⁾	ADCS0 ⁽²⁾
bit 7							bit 0
r							
Legend:							
R = Readable b		W = Writable k	bit	•	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	1 = ADC inter						
		ved from syste					
bit 14-13	•	ted: Read as '0					
bit 12-8		Auto-Sample T	ime bits ⁽¹⁾				
	11111 = 31 T	AD					
	•						
	•						
	00001 = 1 TA 00000 = 0 TA						
bit 7-0	ADCS<7:0>:	ADC1 Convers	ion Clock Sele	ct bits ⁽²⁾			
	11111111 = ⁻ •	TP • (ADCS<7:	0> + 1) = TP •	256 = Tad			
	•						
	00000010 = -	TP • (ADCS<7:	0> + 1) = TP •	3 = TAD			
	0000001 =	TP • (ADCS<7: TP • (ADCS<7:	0> + 1) = TP •	2 = Tad			
	•	d if SSRC<2:0> if ADRC (AD10	•	,	nd SSRCG (AD	1CON1<4>) =	0.

REGISTER 23-3: AD1CON3: ADC1 CONTROL REGISTER 3

25.1.2 OP AMP CONFIGURATION B

Figure 25-7 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADC input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 30-53 in **Section 30.0 "Electrical Characteristics"** for the typical value of RINT1. Table 30-60 and Table 30-61 in **Section 30.0 "Electrical Characteristics"** describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration.

Figure 25-7 also defines the equation to be used to calculate the expected voltage at point VOAxOUT. This is the typical inverting amplifier equation.

25.2 Op Amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

25.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools




FIGURE 25-7: OP AMP CONFIGURATION B

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<3	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<2	23:16>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				_
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

00.4FC 64 <th< th=""><th>File Name</th><th>Address</th><th>Device Memory Size (Kbytes)</th><th>Bits 23-8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th></th<>	File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
004FC 64 <td>Reserved</td> <td>0057EC</td> <td>32</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td>	Reserved	0057EC	32						-			
1157EC 128 <			64									
1024FC 256 1<		0157EC	128	_	_	_	_		_	_	_	_
0557°C 612 0<												
Reserved 007FE 027FE 12 00 00FFE 12 00 00 00 00 000FF0 12 00 00 00 000FF0 12 00 00 00 000FF0 12 00 00 00 000FF0 12 00 00 00 000FF0 12 00 00 00 00 000FF0 12 00 00 00 00 00 00 00 00 00 00 00 00 00												
DAFE 64 01752 128 00576 512 005770 128 005770 128 005770 512 005770 512 005770 512 005770 512 005772 52 005772 52 005772 512 005772 512 005772 512 005772 512 005772 512 005772 512 005772 512 005772 512 005772 512 005772 512 005774 512 005774 512 005774 512 005774 512 005776 512 005776 512 005776 512 005776 512 005776 512 005776 512 005776 512	Reserved											
1157E 123 </td <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				-								
02AFEE 256 000<				_	_	_	_	_	_	_	_	_
0657FE 512 0<												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
00AFF0 64 (157F0 128 (257F0	FICD											
0157F0 128 (024F6 Reserved ⁽³⁾ Reserved ⁽³⁾ ICS~1.0> FPOR 057F0 512	TIOD			-								
024F0 256 0 </td <td></td> <td></td> <td></td> <td></td> <td>Deconvod(3)</td> <td></td> <td></td> <td>Poson(d(2)</td> <td>Deconvod(3)</td> <td></td> <td>1094</td> <td>1.0></td>					Deconvod(3)			Poson(d(2)	Deconvod(3)		1094	1.0>
0557F0 512 Image: Constraint of the constrain					Reserveu	_	JIAGEN	Reserveu	Reserveu	_	1034	1.0~
FPOR 0037F2 32 00AFF2 04 157F2 128 128 1057F2 057F2 128 128 1057F2 057F2 128 128 1057F2 057F2 128 128 1057F4 057F2 128 128 100AFF4 057F2 128 128 100AFF4 057F2 128 128 100AFF4 057F2 128 128 04FF3 128 128 04FF3 128 128 04FF3 128 128 04FF3 128 128 057F6 128												
00AFF2 64 WDTWIN<1.0> ALTI2C2 ALTI2C1 Reserved ⁽⁹⁾ FWDT 0057F2 512 FWDT 0057F4 32 FWDT WDTWIN<10> PLKEN WDTPRE WDTPOST<3.0>	FDOD											
0157F2 128 (02AFF2 WDTWIN<1:0> ALTI2C2 ALTI2C1 Reserved ⁽³⁾ 0057F2 512 PWDT 0057F4 32	FPOR											
024FF2 256 0557F2 512 Image: Constraint of the second seco									D			
0557F2 512 Image: constraint of the sector				_	VVDTV	VIIN<1:0>	ALTI202	ALTI2C1	Reserved	_	_	_
FWDT 0057F4 32 00AFF4 64 0157F4				-								
Image: mark with two problems of the two problems of tw	EN ID T					r						
0157F4 128 FWDTEN WINDIS PLLKEN WDTPRE WDTPOST<3:0> FOSC 0057F6 32 FCKSM FCKSM POSCIOFNC POSCIOFNC POSCIOFNC POSCIOFNC POSCIOFNC POSCIOFNC POSCIOFNC POSCIOFNC POSCMD<1:0> POSCIOFNC POSCIOFNC POSCIOFNC POSCIOFNC POSCMD<1:0> <td< td=""><td>FWDT</td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	FWDT			-								
02AFF4 256 05574 512 00576 32 004FF6 64 0157F6 128 02AFF6 256 0557F6 512 0557F6 512 0557F6 512 0557F6 512 0557F8 512 0557F4 512 0557F5 512 0557F6 512 0557F6 512 0557F6 512												
0557F4 512 0<				—	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOS	T<3:0>	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
Image: mark with the formation of												
1157F6 128 FCKSM<1:0> IOL 1WAY OSCIOFNC POSCMD<1:0> 02AFF6 256 0557F6 512 OSCIOFNC POSCMD<1:0> FOSCSEL 0057F8 32 <	FOSC			-								
Image: Construct of the state s				-								
0557F6 512 Image: Constraint of the second		0157F6	128	—	FCKS	SM<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCM	D<1:0>
FOSCSEL 0057F8 32 00AFF8 64 0157F8 128 128 — IESO PWMLOCK ⁽¹⁾ — — — — FNOSC<2:0> FGS 0057F8 512 - - - - - FNOSC<2:0> FGS 0057FA 32 - - - - - - - FNOSC<2:0> FGS 0057FA 32 - - - - - - - - - - - FNOSC<2:0> FGS 0057FA 32 - <td></td> <td></td> <td>256</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			256									
00AFF8 64 IESO PWMLOCK ⁽¹⁾ FNOSC<2:0> 02AFF8 256 FNOSC<2:0> FGS 0057FA 32 <			512									
0157F8 128 IESO PWMLOCK ⁽¹⁾ FNOSC<2:0> 02AFF8 256 0557F8 512	FOSCSEL	0057F8	32									
02AFF8 256 055778 512 FGS 0057FA 32 00AFFA 64 0157FA 128 02AFFA 256 0557FA 512 Reserved 0057FC 00AFFC 64 0157FA 128 00AFFC 64 0157FC 128 00AFFC 64 0157FC 128 00AFFC 64 0157FC 128 02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFC 64 0157FC 128 02AFFE 32 02AFFE 44 0157FE 128 02AFFE 256		00AFF8	64									
0557F8 512 Image: constraint of the symbol is and the symbol is		0157F8	128	—	IESO	PWMLOCK ⁽¹⁾	—	—	—	F	NOSC<2:0>	
FGS 0057FA 32 GCP GWRP 00AFFA 64 GCP GWRP 02AFFA 256 GCP GWRP 0557FA 512 </td <td></td> <td>02AFF8</td> <td>256</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		02AFF8	256									
00AFFA 64 0157FA 128 02AFFA 256 02AFFA 256 0557FA 512 Reserved 0057FC 32 00AFFC 64 0157FA 128 00AFFC 64 0157FC 128 02AFFC 256 0557FC 512 Reserved 057FFE 0557FC 512 Reserved 057FFE 00AFFE 64 0157FE 128 0AFFE 64 0157FE 128 0AFFE 64 0157FE 128 02AFFE 256		0557F8	512									
0157FA 128 GCP GWRP 02AFFA 256 GCP GWRP 02AFFA 512 GCP GWRP Reserved 0057FC 128	FGS											
0157FA 128 GCP GWRP 02AFFA 256 GCP GWRP 02AFFA 512 GCP GWRP Reserved 0057FC 128		00AFFA	64									
0557FA 512 Image: Constraint of the symbolic definition of the symbol definitity of the s		0157FA	128	—	—	—	—	—	—	—	GCP	GWRP
Reserved 0057FC 32 00AFFC 64 0157FC 128 02AFFC 256 0557FC 512 Reserved 057FFE 00AFFE 64 0157FE 128 00AFFE 64 0157FE 128 00AFFE 64 0157FE 128 02AFFE 256		02AFFA	256									
00AFFC 64 0157FC 128 02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFE 64 0157FE 128 00AFFE 256		0557FA	512									
0157FC 128 -<	Reserved	0057FC	32									
02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFE 64 0157FE 128 02AFFE 256		00AFFC	64									
02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFE 64 0157FE 128 02AFFE 256		0157FC	128	_	_	—	_	_	_	_	_	_
Reserved 057FFE 32 00AFFE 64 0157FE 128 02AFFE 256		02AFFC	256									
00AFFE 64 0157FE 128 02AFFE 256		0557FC	512									
00AFFE 64 0157FE 128 02AFFE 256	Reserved	057FFE	32									
0157FE 128 — — — — — — — — — — — — — — —												
02AFFE 256				_	_	_	_	_	_	_	_	_
		0557FE	512									

TABLE 27-1: CONFIGURATION BYTE REGISTER MAP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: This bit is reserved and must be programmed as '0'.

3: These bits are reserved and must be programmed as '1'.

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157). For more information on instructions that take more than one instruction cycle to execute, refer to **"CPU"** (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly the **"Instruction Flow Types"** section.

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{}	Optional field or operation
$a \in \{b, c, d\}$	a is selected from the set of values b, c, d
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

DC CHARACTER	ISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Parameter No.	Тур.	Max.	Units	Cond	itions				
DC61d	8		μΑ	-40°C					
DC61a	10	—	μA	+25°C	2.21/				
DC61b	12	—	μA	+85°C	3.3V				
DC61c	13	—	μA	+125°C					

TABLE 30-9: DC CHARACTERISTICS: WATCHDOG TIMER DELTA CURRENT (Δ Iwdt)⁽¹⁾

Note 1: The \triangle IwDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.

TABLE 30-10: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No. Typ. Max.			Doze Ratio	Units	Conditions		
Doze Current (IDOZE) ⁽¹⁾							
DC73a ⁽²⁾	35		1:2	mA	-40°C	3.3V	Fosc = 140 MHz
DC73g	20	30	1:128	mA	-40 C		FUSC - 140 MINZ
DC70a ⁽²⁾	35	_	1:2	mA	+25°C	3.3V	Fosc = 140 MHz
DC70g	20	30	1:128	mA	+25 C		FUSC = 140 MITZ
DC71a ⁽²⁾	35	_	1:2	mA	105%0	3.3V	
DC71g	20	30	1:128	mA	+85°C		Fosc = 140 MHz
DC72a ⁽²⁾	28	—	1:2	mA	+125°C	3.3V	Fosc = 120 MHz
DC72g	15	30	1:128	mA	+125 C	3.3V	FUSC - 120 MIHZ

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) statement
- · JTAG is disabled
- 2: Parameter is characterized but not tested in manufacturing.

TABLE 30-38:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	-	—	Lesser of FP or 11	MHz	(Note 3)	
SP72	TscF	SCK2 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK2 Input Rise Time	_	-	-	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	-	-	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	-	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	_	50	ns	(Note 4)	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—	_	ns	(Note 4)	
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	—	—	50	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 91 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-24: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-43:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Param. Symbol Characteristic ⁽¹⁾ Min. Typ. ⁽²⁾ Max. Units				Conditions		
SP10	FscP	Maximum SCK1 Frequency	_	—	10	MHz	(Note 3)
SP20	TscF	SCK1 Output Fall Time	—	—		ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK1 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2sc, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30			ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.

TABLE 30-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS (unless oth				perating Conditions: 3.0V to 3.6V erwise stated) emperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	_	Lesser of FP or 11	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	_	_	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	_	—	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	_	_	ns	(Note 4)
SP60	TssL2doV	SDO1 Data Output Valid after	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-157C Sheet 1 of 2

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
D	imension Limits	MIN	NOM	MAX			
Number of Leads	N		64				
Lead Pitch	е		0.50 BSC				
Overall Height	А	-	-	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05			
Standoff	A1	0.05	-	0.15			
Foot Length	L	0.45	0.60	0.75			
Footprint	L1		1.00 REF				
Foot Angle	φ	0°	3.5°	7°			
Overall Width	Dverall Width E 12.00 BSC						
Overall Length	D	D 12.00 BSC					
Molded Package Width	E1	10.00 BSC					
Molded Package Length	D1	10.00 BSC					
Lead Thickness	С	0.09	-	0.20			
Lead Width	b	0.17	0.22	0.27			
Mold Draft Angle Top	α	11°	12°	13°			
Mold Draft Angle Bottom	β	11°	12°	13°			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

Section Name	Update Description
Cover Section	Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	 Corrects address range from 0x2FFF to 0x7FFF
	Corrects DSRPAG and DSWPAG (now 3 hex digits)
	Changes Call Stack Frame from <15:1> to PC<15:0>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program	Corrects descriptions of NVM registers
Memory"	
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI)	Corrects QCAPEN bit description
Module	
(dsPIC33EPXXXMC20X/50X	
and PIC24EPXXXMC20X Devices Only)"	
Section 19.0 "Inter-	Adds note to clarify that 100kbit/sec operation of I ² C is not possible at high processor
Integrated Circuit™ (I ² C™)"	speeds
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	 Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.
Section 25.0 "Op Amp/ Comparator Module"	Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	 Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON<10>) = 1)
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High- Temperature Electrical Characteristics"	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)
Unarautenstics	