



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	70 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512mc204t-i-mv">https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512mc204t-i-mv</a>

## Pin Diagrams (Continued)

44-Pin VTLA<sup>(1,2,3)</sup>

■ = Pins are up to 5V tolerant



- Note**
- 1: The RPN/RPIN pins can be used by any remappable peripheral with some limitation. See **Section 11.4 “Peripheral Pin Select (PPS)”** for available peripherals and for information on limitations.
  - 2: Every I/O port pin (RAX-RGX) can be used as a Change Notification pin (CNAX-CNGX). See **Section 11.0 “I/O Ports”** for more information.
  - 3: The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to VSS externally.
  - 4: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

## 8.0 DIRECT MEMORY ACCESS (DMA)

**Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “**Direct Memory Access (DMA)**” (DS70348) in the “*dsPIC33/PIC24 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)).

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The DMA Controller transfers data between Peripheral Data registers and Data Space SRAM


In addition, DMA can access the entire data memory space. The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU stalls.

The DMA Controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA Controller include:

- ECAN™
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare

Refer to Table 8-1 for a complete list of supported peripherals.

**FIGURE 8-1: DMA CONTROLLER MODULE**



**REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	IC4MD	IC3MD	IC2MD	IC1MD
bit 15				bit 8			

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	OC4MD	OC3MD	OC2MD	OC1MD
bit 7				bit 0			

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-12 **Unimplemented:** Read as '0'

bit 11 **IC4MD:** Input Capture 4 Module Disable bit

1 = Input Capture 4 module is disabled

0 = Input Capture 4 module is enabled

bit 10 **IC3MD:** Input Capture 3 Module Disable bit

1 = Input Capture 3 module is disabled

0 = Input Capture 3 module is enabled

bit 9 **IC2MD:** Input Capture 2 Module Disable bit

1 = Input Capture 2 module is disabled

0 = Input Capture 2 module is enabled

bit 8 **IC1MD:** Input Capture 1 Module Disable bit

1 = Input Capture 1 module is disabled

0 = Input Capture 1 module is enabled

bit 7-4 **Unimplemented:** Read as '0'

bit 3 **OC4MD:** Output Compare 4 Module Disable bit

1 = Output Compare 4 module is disabled

0 = Output Compare 4 module is enabled

bit 2 **OC3MD:** Output Compare 3 Module Disable bit

1 = Output Compare 3 module is disabled

0 = Output Compare 3 module is enabled

bit 1 **OC2MD:** Output Compare 2 Module Disable bit

1 = Output Compare 2 module is disabled

0 = Output Compare 2 module is enabled

bit 0 **OC1MD:** Output Compare 1 Module Disable bit

1 = Output Compare 1 module is disabled

0 = Output Compare 1 module is enabled

## **11.4 Peripheral Pin Select (PPS)**

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work-arounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

### **11.4.1 AVAILABLE PINS**

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, “RPn” or “RPI n”, in their full pin designation, where “n” is the remappable pin number. “RP” is used to designate pins that support both remappable input and output functions, while “RPI” indicates pins that support remappable input functions only.

### **11.4.2 AVAILABLE PERIPHERALS**

The peripherals managed by the Peripheral Pin Select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I<sup>2</sup>C™ and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

### **11.4.3 CONTROLLING PERIPHERAL PIN SELECT**

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

**REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP118R<5:0>					
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13-8 **RP118R<5:0>:** Peripheral Output Function is Assigned to RP118 Output Pin bits  
(see Table 11-3 for peripheral function numbers)

bit 7-0 **Unimplemented:** Read as '0'

**REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP120R<5:0>					
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-6 **Unimplemented:** Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits  
(see Table 11-3 for peripheral function numbers)

**REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)**

bit 4-0 **SYNCSEL<4:0>**: Input Source Select for Synchronization and Trigger Operation bits<sup>(4)</sup>

11111 = No Sync or Trigger source for ICx  
 11110 = Reserved  
 11101 = Reserved  
 11100 = CTMU module synchronizes or triggers ICx  
 11011 = ADC1 module synchronizes or triggers ICx<sup>(5)</sup>  
 11010 = CMP3 module synchronizes or triggers ICx<sup>(5)</sup>  
 11001 = CMP2 module synchronizes or triggers ICx<sup>(5)</sup>  
 11000 = CMP1 module synchronizes or triggers ICx<sup>(5)</sup>  
 10111 = Reserved  
 10110 = Reserved  
 10101 = Reserved  
 10100 = Reserved  
 10011 = IC4 module synchronizes or triggers ICx  
 10010 = IC3 module synchronizes or triggers ICx  
 10001 = IC2 module synchronizes or triggers ICx  
 10000 = IC1 module synchronizes or triggers ICx  
 01111 = Timer5 synchronizes or triggers ICx  
 01110 = Timer4 synchronizes or triggers ICx  
 01101 = Timer3 synchronizes or triggers ICx **(default)**  
 01100 = Timer2 synchronizes or triggers ICx  
 01011 = Timer1 synchronizes or triggers ICx  
 01010 = PTGOx module synchronizes or triggers ICx<sup>(6)</sup>  
 01001 = Reserved  
 01000 = Reserved  
 00111 = Reserved  
 00110 = Reserved  
 00101 = Reserved  
 00100 = OC4 module synchronizes or triggers ICx  
 00011 = OC3 module synchronizes or triggers ICx  
 00010 = OC2 module synchronizes or triggers ICx  
 00001 = OC1 module synchronizes or triggers ICx  
 00000 = No Sync or Trigger source for ICx

- Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
- 2:** The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
- 3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set and cleared in software.
- 4:** Do not use the ICx module as its own Sync or Trigger source.
- 5:** This option should only be selected as a trigger source and not as a synchronization source.
- 6:** Each Input Capture x (ICx) module has one PTG input source. See **Section 24.0 “Peripheral Trigger Generator (PTG) Module”** for more information.
- PTGO8 = IC1  
 PTGO9 = IC2  
 PTGO10 = IC3  
 PTGO11 = IC4

## 16.0 HIGH-SPEED PWM MODULE (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

**Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “**High-Speed PWM**” (DS70645) in the “*dsPIC33/PIC24 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)).

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM generators
- Two PWM outputs per PWM generator
- Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and frequency resolution of  $T_{CY}/2$  (7.14 ns at  $F_{CY} = 70\text{MHz}$ )
- Independent Fault and current-limit inputs for six PWM outputs
- Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase-shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

**Note:** In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 8.32 ns.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known “safe” state.

Each PWMx can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNC1 input pin that utilizes PPS, can synchronize the high-speed PWMx module with an external signal. The SYNC0 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

### 16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs to include FLT1 and FLT2 which are remappable using the PPS feature, FLT3 and FLT4 which are available only on the larger 44-pin and 64-pin packages, and FLT32 which has been implemented with Class B safety features, and is available on a fixed pin on all dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

#### 16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the high-speed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

**Note:** The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCON<1:0>), regardless of the state of FLT32.



**REGISTER 16-16: LEBCONx: PWMx LEADING-EDGE BLANKING CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	—	—
bit 15						bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	BCH <sup>(1)</sup>	BCL <sup>(1)</sup>	BPHH	BPHL	BPLH	BPLL
bit 7						bit 0	

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15      **PHR:** PWMxH Rising Edge Trigger Enable bit  
1 = Rising edge of PWMxH will trigger Leading-Edge Blanking counter  
0 = Leading-Edge Blanking ignores rising edge of PWMxH
- bit 14      **PHF:** PWMxH Falling Edge Trigger Enable bit  
1 = Falling edge of PWMxH will trigger Leading-Edge Blanking counter  
0 = Leading-Edge Blanking ignores falling edge of PWMxH
- bit 13      **PLR:** PWMxL Rising Edge Trigger Enable bit  
1 = Rising edge of PWMxL will trigger Leading-Edge Blanking counter  
0 = Leading-Edge Blanking ignores rising edge of PWMxL
- bit 12      **PLF:** PWMxL Falling Edge Trigger Enable bit  
1 = Falling edge of PWMxL will trigger Leading-Edge Blanking counter  
0 = Leading-Edge Blanking ignores falling edge of PWMxL
- bit 11      **FLTLEBEN:** Fault Input Leading-Edge Blanking Enable bit  
1 = Leading-Edge Blanking is applied to selected Fault input  
0 = Leading-Edge Blanking is not applied to selected Fault input
- bit 10      **CLLEBEN:** Current-Limit Leading-Edge Blanking Enable bit  
1 = Leading-Edge Blanking is applied to selected current-limit input  
0 = Leading-Edge Blanking is not applied to selected current-limit input
- bit 9-6      **Unimplemented:** Read as '0'
- bit 5      **BCH:** Blanking in Selected Blanking Signal High Enable bit<sup>(1)</sup>  
1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is high  
0 = No blanking when selected blanking signal is high
- bit 4      **BCL:** Blanking in Selected Blanking Signal Low Enable bit<sup>(1)</sup>  
1 = State blanking (of current-limit and/or Fault input signals) when selected blanking signal is low  
0 = No blanking when selected blanking signal is low
- bit 3      **BPHH:** Blanking in PWMxH High Enable bit  
1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is high  
0 = No blanking when PWMxH output is high
- bit 2      **BPHL:** Blanking in PWMxH Low Enable bit  
1 = State blanking (of current-limit and/or Fault input signals) when PWMxH output is low  
0 = No blanking when PWMxH output is low
- bit 1      **BPLH:** Blanking in PWMxL High Enable bit  
1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is high  
0 = No blanking when PWMxL output is high
- bit 0      **BPLL:** Blanking in PWMxL Low Enable bit  
1 = State blanking (of current-limit and/or Fault input signals) when PWMxL output is low  
0 = No blanking when PWMxL output is low

**Note 1:** The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

## 19.2 I<sup>2</sup>C Control Registers

**REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER**

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	IPMIEN <sup>(1)</sup>	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

<b>Legend:</b>	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 15      **I2CEN:** I2Cx Enable bit  
 1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins  
 0 = Disables the I2Cx module; all I<sup>2</sup>C™ pins are controlled by port functions
- bit 14      **Unimplemented:** Read as '0'
- bit 13      **I2CSIDL:** I2Cx Stop in Idle Mode bit  
 1 = Discontinues module operation when device enters an Idle mode  
 0 = Continues module operation in Idle mode
- bit 12      **SCLREL:** SCLx Release Control bit (when operating as I<sup>2</sup>C slave)  
 1 = Releases SCLx clock  
 0 = Holds SCLx clock low (clock stretch)  
If STREN = 1:  
 Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave address byte reception. Hardware is clear at the end of every slave data byte reception.  
If STREN = 0:  
 Bit is R/S (i.e., software can only write '1' to release clock). Hardware is clear at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave address byte reception.
- bit 11      **IPMIEN:** Intelligent Peripheral Management Interface (IPMI) Enable bit<sup>(1)</sup>  
 1 = IPMI mode is enabled; all addresses are Acknowledged  
 0 = IPMI mode disabled
- bit 10      **A10M:** 10-Bit Slave Address bit  
 1 = I2CxADD is a 10-bit slave address  
 0 = I2CxADD is a 7-bit slave address
- bit 9      **DISSLW:** Disable Slew Rate Control bit  
 1 = Slew rate control is disabled  
 0 = Slew rate control is enabled
- bit 8      **SMEN:** SMBus Input Levels bit  
 1 = Enables I/O pin thresholds compliant with SMBus specification  
 0 = Disables SMBus input thresholds
- bit 7      **GCEN:** General Call Enable bit (when operating as I<sup>2</sup>C slave)  
 1 = Enables interrupt when a general call address is received in I2CxRSR (module is enabled for reception)  
 0 = General call address disabled

**Note 1:** When performing master operations, ensure that the IPMIEN bit is set to '0'.

**REGISTER 21-8: CxEC: ECANx TRANSMIT/RECEIVE ERROR COUNT REGISTER**

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TERRCNT<7:0>							
bit 15							
bit 8							

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
RERRCNT<7:0>							
bit 7							
bit 0							

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 15-8      **TERRCNT<7:0>**: Transmit Error Count bits

bit 7-0      **RERRCNT<7:0>**: Receive Error Count bits

**REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							
bit 8							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
bit 7							
bit 0							

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 15-8      **Unimplemented:** Read as '0'

bit 7-6      **SJW<1:0>**: Synchronization Jump Width bits

11 = Length is 4 x T<sub>Q</sub>

10 = Length is 3 x T<sub>Q</sub>

01 = Length is 2 x T<sub>Q</sub>

00 = Length is 1 x T<sub>Q</sub>

bit 5-0      **BRP<5:0>**: Baud Rate Prescaler bits

11 1111 = T<sub>Q</sub> = 2 x 64 x 1/FCAN

•

•

•

00 0010 = T<sub>Q</sub> = 2 x 3 x 1/FCAN

00 0001 = T<sub>Q</sub> = 2 x 2 x 1/FCAN

00 0000 = T<sub>Q</sub> = 2 x 1 x 1/FCAN

**REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)**

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 15-0                      **EID<15:0>**: Extended Identifier bits  
1 = Message address bit, EIDx, must be '1' to match filter  
0 = Message address bit, EIDx, must be '0' to match filter

**REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSK<1:0>		F1MSK<1:0>		F0MSK<1:0>	
bit 7							bit 0

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 15-14                      **F7MSK<1:0>**: Mask Source for Filter 7 bits  
11 = Reserved  
10 = Acceptance Mask 2 registers contain mask  
01 = Acceptance Mask 1 registers contain mask  
00 = Acceptance Mask 0 registers contain mask

bit 13-12                      **F6MSK<1:0>**: Mask Source for Filter 6 bits (same values as bits<15:14>)

bit 11-10                      **F5MSK<1:0>**: Mask Source for Filter 5 bits (same values as bits<15:14>)

bit 9-8                      **F4MSK<1:0>**: Mask Source for Filter 4 bits (same values as bits<15:14>)

bit 7-6                      **F3MSK<1:0>**: Mask Source for Filter 3 bits (same values as bits<15:14>)

bit 5-4                      **F2MSK<1:0>**: Mask Source for Filter 2 bits (same values as bits<15:14>)

bit 3-2                      **F1MSK<1:0>**: Mask Source for Filter 1 bits (same values as bits<15:14>)

bit 1-0                      **F0MSK<1:0>**: Mask Source for Filter 0 bits (same values as bits<15:14>)

**BUFFER 21-5: ECAN™ MESSAGE BUFFER WORD 4**

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
Byte 3							
bit 15							
bit 8							

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
Byte 2							
bit 7							
bit 0							

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Byte 3<15:8>**: ECAN Message Byte 3 bitsbit 7-0 **Byte 2<7:0>**: ECAN Message Byte 2 bits**BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5**

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
Byte 5							
bit 15							
bit 8							

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
Byte 4							
bit 7							
bit 0							

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-8 **Byte 5<15:8>**: ECAN Message Byte 5 bitsbit 7-0 **Byte 4<7:0>**: ECAN Message Byte 4 bits

**REGISTER 25-4: CMxMSKSRG: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0
bit 7							bit 0

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 15-12      **Unimplemented:** Read as '0'

bit 11-8      **SELSRCC<3:0>:** Mask C Input Select bits

1111 = FLT4  
1110 = FLT2  
1101 = PTGO19  
1100 = PTGO18  
1011 = Reserved  
1010 = Reserved  
1001 = Reserved  
1000 = Reserved  
0111 = Reserved  
0110 = Reserved  
0101 = PWM3H  
0100 = PWM3L  
0011 = PWM2H  
0010 = PWM2L  
0001 = PWM1H  
0000 = PWM1L

bit 7-4      **SELSRCB<3:0>:** Mask B Input Select bits

1111 = FLT4  
1110 = FLT2  
1101 = PTGO19  
1100 = PTGO18  
1011 = Reserved  
1010 = Reserved  
1001 = Reserved  
1000 = Reserved  
0111 = Reserved  
0110 = Reserved  
0101 = PWM3H  
0100 = PWM3L  
0011 = PWM2H  
0010 = PWM2L  
0001 = PWM1H  
0000 = PWM1L

TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Description
WDTPRE	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • 0001 = 1:2 0000 = 1:1
WDTWIN<1:0>	Watchdog Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period
ALTI2C1	Alternate I2C1 pin 1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins
ALTI2C2	Alternate I2C2 pin 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins
JTAGEN <sup>(2)</sup>	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

**Note 1:** This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

- 2:** When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions $\in \{W4 * W4, W5 * W5, W6 * W6, W7 * W7\}$
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions $\in \{W4 * W5, W4 * W6, W4 * W7, W5 * W6, W5 * W7, W6 * W7\}$
Wn	One of 16 working registers $\in \{W0...W15\}$
Wnd	One of 16 destination working registers $\in \{W0...W15\}$
Wns	One of 16 source working registers $\in \{W0...W15\}$
WREG	W0 (working register used in file register instructions)
Ws	Source W register $\in \{Ws, [Ws], [Ws++] , [Ws--], [++Ws], [--Ws] \}$
Wso	Source W register $\in \{Wns, [Wns], [Wns++] , [Wns--], [++Wns], [--Wns], [Wns+Wb] \}$
Wx	X Data Space Prefetch Address register for DSP instructions $\in \{[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], \text{none}\}$
Wxd	X Data Space Prefetch Destination register for DSP instructions $\in \{W4...W7\}$
Wy	Y Data Space Prefetch Address register for DSP instructions $\in \{[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], \text{none}\}$
Wyd	Y Data Space Prefetch Destination register for DSP instructions $\in \{W4...W7\}$




TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended				
Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
DI50	I <sub>IL</sub>	<b>Input Leakage Current<sup>(1,2)</sup></b> I/O Pins 5V Tolerant <sup>(3)</sup>	-1	—	+1	μA	V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> , Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	—	+1	μA	V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> , Pin at high-impedance, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
DI51a		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	—	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
DI51b		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	—	+1	μA	V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> , Pin at high-impedance, $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
DI51c		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	—	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
DI55		MCLR	-5	—	+5	μA	V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub>
DI56		OSC1	-5	—	+5	μA	V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> , XT and HS modes

- Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- 2:** Negative current is defined as current sourced by the pin.
- 3:** See the “Pin Diagrams” section for the 5V tolerant I/O pins.
- 4:** V<sub>IL</sub> source < (V<sub>SS</sub> – 0.3). Characterized but not tested.
- 5:** Non-5V tolerant pins V<sub>IH</sub> source > (V<sub>DD</sub> + 0.3), 5V tolerant pins V<sub>IH</sub> source > 5.5V. Characterized but not tested.
- 6:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V.
- 7:** Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 8:** Any number and/or combination of I/O pins not excluded under I<sub>ICL</sub> or I<sub>ICH</sub> conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

**FIGURE 30-6: INPUT CAPTURE x (ICx) TIMING CHARACTERISTICS**




**TABLE 30-26: INPUT CAPTURE x MODULE TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Max.	Units	Conditions	
IC10	TccL	ICx Input Low Time	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	—	ns	Must also meet Parameter IC15	N = prescale value (1, 4, 16)
IC11	TccH	ICx Input High Time	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	—	ns	Must also meet Parameter IC15	
IC15	TccP	ICx Input Period	Greater of 25 + 50 or (1 Tcy/N) + 50	—	ns		

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**FIGURE 30-23: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS**



**TABLE 30-42: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP10	FscP	Maximum SCK1 Frequency	—	—	15	MHz	(Note 3)
SP20	TscF	SCK1 Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK1 Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP35	Tsch2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdiV2sch, TdiV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**Note 2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**Note 3:** The minimum clock period for SCK1 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

**Note 4:** Assumes 50 pF load on all SPI1 pins.

TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended			
Param No.	Symbol	Characteristic <sup>(4)</sup>		Min. <sup>(1)</sup>	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			400 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
IM11	THI:SCL	Clock High Time	100 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			400 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	Cb is specified to be from 10 to 400 pF
			400 kHz mode	$20 + 0.1 C_b$	300	ns	
			1 MHz mode <sup>(2)</sup>	—	100	ns	
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	Cb is specified to be from 10 to 400 pF
			400 kHz mode	$20 + 0.1 C_b$	300	ns	
			1 MHz mode <sup>(2)</sup>	—	300	ns	
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode <sup>(2)</sup>	40	—	ns	
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	$\mu\text{s}$	
			400 kHz mode	0	0.9	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	0.2	—	$\mu\text{s}$	
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	Only relevant for Repeated Start condition
			400 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	After this period, the first clock pulse is generated
			400 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
IM33	TSU:STO	Stop Condition Setup Time	100 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			400 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
IM34	THD:STO	Stop Condition Hold Time	100 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			400 kHz mode	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	$T_{CY}/2$ (BRG + 2)	—	$\mu\text{s}$	
IM40	TAA:SCL	Output Valid From Clock	100 kHz mode	—	3500	ns	
			400 kHz mode	—	1000	ns	
			1 MHz mode <sup>(2)</sup>	—	400	ns	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	$\mu\text{s}$	Time the bus must be free before a new transmission can start
			400 kHz mode	1.3	—	$\mu\text{s}$	
			1 MHz mode <sup>(2)</sup>	0.5	—	$\mu\text{s}$	
IM50	CB	Bus Capacitive Loading		—	400	pF	
IM51	TPGD	Pulse Gobbler Delay		65	390	ns	(Note 3)


**Note 1:** BRG is the value of the I<sup>2</sup>C™ Baud Rate Generator. Refer to “Inter-Integrated Circuit (I<sup>2</sup>C™)” (DS70330) in the “dsPIC33/PIC24 Family Reference Manual”. Please see the Microchip web site for the latest family reference manual sections.

**2:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.

**4:** These parameters are characterized, but not tested in manufacturing.

**FIGURE 30-37: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS**  
(CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRG = 0)



**FIGURE 30-38: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS** (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRG = 0, SAMC<4:0> = 00010)

