

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 70 MIPs |
| Connectivity | I²C, IrDA, LINbus, QEI, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 512KB (170K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 24K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 16x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512mc206-i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33EP64MC506 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "Introduction" (DS70573)
- "CPU" (DS70359)
- "Data Memory" (DS70595)
- "Program Memory" (DS70613)
- "Flash Programming" (DS70609)
- "Interrupts" (DS70600)
- "Oscillator" (DS70580)
- "Reset" (DS70602)
- "Watchdog Timer and Power-Saving Modes" (DS70615)
- "I/O Ports" (DS70598)
- "Timers" (DS70362)
- "Input Capture" (DS70352)
- "Output Compare" (DS70358)
- "High-Speed PWM" (DS70645)
- "Quadrature Encoder Interface (QEI)" (DS70601)
- "Analog-to-Digital Converter (ADC)" (DS70621)
- "UART" (DS70582)
- "Serial Peripheral Interface (SPI)" (DS70569)
- "Inter-Integrated Circuit (I²C[™])" (DS70330)
- "Enhanced Controller Area Network (ECAN™)" (DS70353)
- "Direct Memory Access (DMA)" (DS70348)
- "CodeGuard™ Security" (DS70634)
- "Programming and Diagnostics" (DS70608)
- "Op Amp/Comparator" (DS70357)
- "Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- "Device Configuration" (DS70618)
- "Peripheral Trigger Generator (PTG)" (DS70669)
- "Charge Time Measurement Unit (CTMU)" (DS70661)

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 |
|---------------|---|--------------------------------------|-------------------------------------|-----------------------------|---------------------------|--------------------|--------------------|
| VAR | | US1 ⁽¹⁾ | US0 ⁽¹⁾ | EDT ^(1,2) | DL2 ⁽¹⁾ | DL1 ⁽¹⁾ | DL0 ⁽¹⁾ |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/C-0 | R-0 | R/W-0 | R/W-0 |
| SATA(1) | SATB | SATDW ⁽¹⁾ | ACCSAT(1) | IPL3(3) | SFA | RND ⁽¹⁾ | IF ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |
| Legend: | | C - Clearable | hit | | | | |
| R = Reada | hle hit | W = Writable | hit | U = Unimple | mented hit read | 1 as '0' | |
| -n = Value | at POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | nown |
| | | | 1 | | | | |
| bit 15 | VAR: Variable | e Exception Pro | ocessing Later | ncy Control bit | | | |
| | 1 = Variable e | exception proce | essing latency | is enabled | | | |
| | 0 = Fixed exc | eption process | ing latency is | enabled | | | |
| bit 14 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 13-12 | US<1:0>: DS | P Multiply Uns | igned/Signed (| Control bits ⁽¹⁾ | | | |
| | 11 = Reserve | ed nine multiplies | are mixed sign | , | | | |
| | 01 = DSP eng | gine multiplies | are unsigned | 1 | | | |
| | 00 = DSP eng | gine multiplies | are signed | | | | |
| bit 11 | EDT: Early DO | D Loop Termina | ation Control bi | it(1,2) | | | |
| | 1 = Terminate 0 = No effect | es executing DO | loop at end o | f current loop | iteration | | |
| bit 10-8 | DL<2:0>: DO | Loop Nesting I | Level Status bi | ts ⁽¹⁾ | | | |
| | 111 = 7 do lo | ops are active | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = 1 DO IO | on is active | | | | | |
| | 000 = 0 DO lo | ops are active | | | | | |
| bit 7 | SATA: ACCA | Saturation En | able bit ⁽¹⁾ | | | | |
| | 1 = Accumula 0 = Accumula | ator A saturatio ator A saturatio | n is enabled n is disabled | | | | |
| bit 6 | SATB: ACCB | Saturation En | able bit ⁽¹⁾ | | | | |
| | 1 = Accumula | ator B saturatio | n is enabled | | | | |
| | 0 = Accumula | ator B saturatio | n is disabled | | | | |
| bit 5 | SATDW: Data | a Space Write f | from DSP Eng | ine Saturation | Enable bit ⁽¹⁾ | | |
| | 1 = Data Space | ce write satura ce write satura | tion is enabled tion is disabled | 1 | | | |
| bit 4 | ACCSAT: Acc | cumulator Satu | ration Mode S | elect bit ⁽¹⁾ | | | |
| | 1 = 9.31 satu | ration (super sa | aturation) | | | | |
| | 0 = 1.31 satu | ration (normal | saturation) | | | | |
| bit 3 | IPL3: CPU In | terrupt Priority | Level Status b | oit 3 (3) | | | |
| | 1 = CPU Inter | rrupt Priority Le | evel is greater | than 7 | | | |
| | 0 = CPU inter | riupt Priority Le | evel is / or less | 5 | | | |
| Note 1: 2: | This bit is available This bit is always r | e on dsPIC33E read as '0'. | PXXXMC20X/ | 50X and dsPI | C33EPXXXGP | 50X devices on | ly. |

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.



FIGURE 4-8: DATA MEMORY MAP FOR dsPIC33EP64MC20X/50X AND dsPIC33EP64GP50X DEVICES

| | | | | | | | | | | | | | | | | - | | |
|--------------|-------|--------|--------|------------|--------|--------|--------|-------------|--------|-------|------------|-------------|--------|--------|----------|--------------|---------|---------------|
| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| IFS0 | 0800 | — | DMA1IF | AD1IF | U1TXIF | U1RXIF | SPI1IF | SPI1EIF | T3IF | T2IF | OC2IF | IC2IF | DMA0IF | T1IF | OC1IF | IC1IF | INT0IF | 0000 |
| IFS1 | 0802 | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | DMA2IF | | _ | _ | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF | 0000 |
| IFS2 | 0804 | — | _ | — | _ | — | _ | — | _ | _ | IC4IF | IC3IF | DMA3IF | | _ | SPI2IF | SPI2EIF | 0000 |
| IFS3 | 0806 | _ | _ | — | — | — | QEI1IF | PSEMIF | — | _ | _ | _ | _ | _ | MI2C2IF | SI2C2IF | _ | 0000 |
| IFS4 | 0808 | _ | _ | CTMUIF | — | — | — | — | _ | _ | _ | _ | _ | CRCIF | U2EIF | U1EIF | _ | 0000 |
| IFS5 | 080A | PWM2IF | PWM1IF | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| IFS6 | 080C | — | — | _ | _ | — | — | — | — | - | — | _ | _ | _ | _ | — | PWM3IF | 0000 |
| IFS8 | 0810 | JTAGIF | ICDIF | — | _ | — | — | — | — | - | — | _ | _ | _ | _ | — | _ | 0000 |
| IFS9 | 0812 | — | — | _ | _ | — | — | — | — | | PTG3IF | PTG2IF | PTG1IF | PTG0IF | PTGWDTIF | PTGSTEPIF | — | 0000 |
| IEC0 | 0820 | — | DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1IE | SPI1EIE | T3IE | T2IE | OC2IE | IC2IE | DMA0IE | T1IE | OC1IE | IC1IE | INT0IE | 0000 |
| IEC1 | 0822 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | DMA2IE | - | — | _ | INT1IE | CNIE | CMIE | MI2C1IE | SI2C1IE | 0000 |
| IEC2 | 0824 | — | — | _ | _ | — | — | — | — | - | IC4IE | IC3IE | DMA3IE | _ | _ | SPI2IE | SPI2EIE | 0000 |
| IEC3 | 0826 | — | — | _ | _ | — | QEI1IE | PSEMIE | — | | — | — | _ | | MI2C2IE | SI2C2IE | — | 0000 |
| IEC4 | 0828 | — | — | CTMUIE | _ | — | — | — | — | | — | — | _ | CRCIE | U2EIE | U1EIE | — | 0000 |
| IEC5 | 082A | PWM2IE | PWM1IE | — | _ | — | — | — | — | - | — | _ | _ | _ | _ | — | _ | 0000 |
| IEC6 | 082C | — | — | _ | _ | — | — | — | — | | — | — | _ | | | — | PWM3IE | 0000 |
| IEC8 | 0830 | JTAGIE | ICDIE | _ | _ | — | — | — | — | | — | — | _ | | | — | — | 0000 |
| IEC9 | 0832 | _ | _ | _ | _ | _ | _ | _ | _ | _ | PTG3IE | PTG2IE | PTG1IE | PTG0IE | PTGWDTIE | PTGSTEPIE | _ | 0000 |
| IPC0 | 0840 | — | | T1IP<2:0> | | _ | | OC1IP<2:0 |)> | | | IC1IP<2:0> | | | | INT0IP<2:0> | | 4444 |
| IPC1 | 0842 | — | | T2IP<2:0> | | _ | | OC2IP<2:(|)> | | | IC2IP<2:0> | | | | DMA0IP<2:0> | | 4444 |
| IPC2 | 0844 | — | | U1RXIP<2:0 |)> | _ | | SPI1IP<2:(|)> | | | SPI1EIP<2:0 | > | | | T3IP<2:0> | | 4444 |
| IPC3 | 0846 | — | — | _ | _ | — | C |)MA1IP<2: | :0> | - | | AD1IP<2:0> | | _ | | U1TXIP<2:0> | | 0444 |
| IPC4 | 0848 | _ | | CNIP<2:0> | > | _ | | CMIP<2:0 | > | _ | | MI2C1IP<2:0 | > | _ | : | SI2C1IP<2:0> | | 4444 |
| IPC5 | 084A | — | — | _ | _ | — | — | — | — | | — | — | _ | | | INT1IP<2:0> | | 0004 |
| IPC6 | 084C | — | | T4IP<2:0> | | _ | | OC4IP<2:(|)> | | | OC3IP<2:0> | • | | | DMA2IP<2:0> | | 4444 |
| IPC7 | 084E | — | | U2TXIP<2:0 |)> | _ | ι | J2RXIP<2: | 0> | | | INT2IP<2:0> | > | | | T5IP<2:0> | | 4444 |
| IPC8 | 0850 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | SPI2IP<2:0> | > | _ | | SPI2EIP<2:0> | | 0044 |
| IPC9 | 0852 | _ | _ | _ | _ | _ | | IC4IP<2:0 | > | _ | | IC3IP<2:0> | | _ | | DMA3IP<2:0> | | 0444 |
| IPC12 | 0858 | _ | _ | _ | _ | _ | Ν | /II2C2IP<2: | :0> | _ | | SI2C2IP<2:0 | > | _ | _ | _ | _ | 0440 |
| IPC14 | 085C | _ | _ | _ | _ | _ | | QEI1IP<2:0 | 0> | _ | | PSEMIP<2:0 | > | _ | _ | _ | _ | 0440 |
| IPC16 | 0860 | _ | | CRCIP<2:0 | > | _ | | U2EIP<2:0 |)> | _ | U1EIP<2:0> | | _ | _ | _ | _ | 4440 | |
| IPC19 | 0866 | | | _ | _ | _ | | | | _ | | CTMUIP<2:0 | > | | _ | _ | | 0040 |
| IPC23 | 086E | _ | | PWM2IP<2: | 0> | _ | F | WM1IP<2 | :0> | — | — | — | — | | — | _ | _ | 4400 |
| IPC24 | 0870 | | | _ | _ | _ | | | | _ | _ | _ | _ | | F | PWM3IP<2:0> | | 4004 |
| | | | | | | | | | | | | | | | | | | |

TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|-----------------------|-------------------|--------|--------|--------|--------|--------------|--------------|---------------|--------------|-------|--------|-------|-------|-------|-------|---------------|
| TMR1 | 0100 | | | | | | | | Timer1 | Register | | | | | | | | xxxx |
| PR1 | 0102 | | | | | | | | Period F | Register 1 | | | | | | | | FFFF |
| T1CON | 0104 | TON | _ | TSIDL | _ | _ | _ | _ | _ | _ | TGATE | TCKP | S<1:0> | _ | TSYNC | TCS | — | 0000 |
| TMR2 | 0106 | | | | | | | | Timer2 | Register | | | | | | | | xxxx |
| TMR3HLD | 0108 | | | | | | Time | er3 Holding | Register (fo | r 32-bit time | r operations | only) | | | | | | xxxx |
| TMR3 | 010A | Timer3 Register xxx | | | | | | | | | | | xxxx | | | | | |
| PR2 | 010C | Period Register 2 FFI | | | | | | | | | | | | FFFF | | | | |
| PR3 | 010E | | Period Register 3 | | | | | | | | | | | | FFFF | | | |
| T2CON | 0110 | TON | _ | TSIDL | _ | _ | _ | _ | _ | _ | TGATE | TCKP | S<1:0> | T32 | _ | TCS | — | 0000 |
| T3CON | 0112 | TON | _ | TSIDL | _ | _ | _ | _ | _ | _ | TGATE | TCKP | S<1:0> | _ | _ | TCS | — | 0000 |
| TMR4 | 0114 | | | | | | | | Timer4 | Register | | | | | | | | xxxx |
| TMR5HLD | 0116 | | | | | | Т | imer5 Holdii | ng Register | (for 32-bit o | perations on | ly) | | | | | | xxxx |
| TMR5 | 0118 | | | | | | | | Timer5 | Register | | | | | | | | xxxx |
| PR4 | 011A | Period Register 4 FFF | | | | | | | | | | | FFFF | | | | | |
| PR5 | 011C | Period Register 5 FFF | | | | | | | | | | | | FFFF | | | | |
| T4CON | 011E | TON | _ | TSIDL | _ | — | — | _ | _ | _ | TGATE | TCKP | S<1:0> | T32 | — | TCS | — | 0000 |
| T5CON | 0120 | TON | | TSIDL | — | — | — | _ | _ | _ | TGATE | TCKP | S<1:0> | — | _ | TCS | — | 0000 |

TABLE 4-8: TIMER1 THROUGH TIMER5 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-----------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-------|--------|--------|--------|--------|--------|-------|---------------|
| PMD1 | 0760 | T5MD | T4MD | T3MD | T2MD | T1MD | QEI1MD | PWMMD | — | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | — | — | AD1MD | 0000 |
| PMD2 | 0762 | _ | _ | _ | _ | IC4MD | IC3MD | IC2MD | IC1MD | _ | _ | _ | _ | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0764 | _ | _ | _ | _ | _ | CMPMD | _ | _ | CRCMD | _ | _ | _ | _ | _ | I2C2MD | _ | 0000 |
| PMD4 | 0766 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | REFOMD | CTMUMD | _ | _ | 0000 |
| PMD6 | 076A | | _ | | _ | | PWM3MD | PWM2MD | PWM1MD | | | — | — | — | _ | — | | 0000 |
| | | | | | | | | | | | | | DMA0MD | | | | | |
| | PMD7 076C | | | | | | | | | | | | DMA1MD | DTOMD | | | | 0000 |
| FINDT | | _ | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | DMA2MD | FIGND | _ | _ | _ | 0000 |
| | | | | | | | | | | | | DMA3MD | | | | | | |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-56: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------|-------|-------|--------|--------|--------|--------|--------|---------------|
| TRISA | 0E00 | | | — | | | — | | TRISA8 | | | | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 011F |
| PORTA | 0E02 | | - | — | - | - | — | - | RA8 | _ | _ | - | RA4 | RA3 | RA2 | RA1 | RA0 | 0000 |
| LATA | 0E04 | _ | _ | _ | _ | _ | _ | _ | LATA8 | _ | _ | _ | LATA4 | LATA3 | LATA2 | LA1TA1 | LA0TA0 | 0000 |
| ODCA | 0E06 | _ | _ | _ | _ | _ | _ | _ | ODCA8 | _ | _ | _ | ODCA4 | ODCA3 | ODCA2 | ODCA1 | ODCA0 | 0000 |
| CNENA | 0E08 | _ | _ | _ | _ | _ | _ | _ | CNIEA8 | _ | _ | _ | CNIEA4 | CNIEA3 | CNIEA2 | CNIEA1 | CNIEA0 | 0000 |
| CNPUA | 0E0A | _ | _ | _ | _ | _ | _ | _ | CNPUA8 | _ | _ | _ | CNPUA4 | CNPUA3 | CNPUA2 | CNPUA1 | CNPUA0 | 0000 |
| CNPDA | 0E0C | _ | _ | _ | _ | _ | _ | _ | CNPDA8 | _ | _ | _ | CNPDA4 | CNPDA3 | CNPDA2 | CNPDA1 | CNPDA0 | 0000 |
| ANSELA | 0E0E | | | — | | - | — | | _ | _ | | | ANSA4 | | - | ANSA1 | ANSA0 | 0013 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-57: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISB | 0E10 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
| PORTB | 0E12 | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
| LATB | 0E14 | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
| ODCB | 0E16 | ODCB15 | ODCB14 | ODCB13 | ODCB12 | ODCB11 | ODCB10 | ODCB9 | ODCB8 | ODCB7 | ODCB6 | ODCB5 | ODCB4 | ODCB3 | ODCB2 | ODCB1 | ODCB0 | 0000 |
| CNENB | 0E18 | CNIEB15 | CNIEB14 | CNIEB13 | CNIEB12 | CNIEB11 | CNIEB10 | CNIEB9 | CNIEB8 | CNIEB7 | CNIEB6 | CNIEB5 | CNIEB4 | CNIEB3 | CNIEB2 | CNIEB1 | CNIEB0 | 0000 |
| CNPUB | 0E1A | CNPUB15 | CNPUB14 | CNPUB13 | CNPUB12 | CNPUB11 | CNPUB10 | CNPUB9 | CNPUB8 | CNPUB7 | CNPUB6 | CNPUB5 | CNPUB4 | CNPUB3 | CNPUB2 | CNPUB1 | CNPUB0 | 0000 |
| CNPDB | 0E1C | CNPDB15 | CNPDB14 | CNPDB13 | CNPDB12 | CNPDB11 | CNPDB10 | CNPDB9 | CNPDB8 | CNPDB7 | CNPDB6 | CNPDB5 | CNPDB4 | CNPDB3 | CNPDB2 | CNPDB1 | CNPDB0 | 0000 |
| ANSELB | 0E1E | _ | _ | _ | _ | _ | _ | _ | ANSB8 | _ | _ | _ | _ | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 010F |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-58: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES ONLY

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------|--------|--------|--------|--------|--------|--------|-------|--------|-------|-------|-------|-------|-------|-------|--------|--------|---------------|
| TRISC | 0E20 | — | _ | — | _ | — | — | — | TRISC8 | _ | — | — | — | — | — | TRISC1 | TRISC0 | 0103 |
| PORTC | 0E22 | — | _ | — | _ | _ | _ | _ | RC8 | | — | _ | _ | _ | _ | RC1 | RC0 | xxxx |
| LATC | 0E24 | — | _ | — | _ | — | — | — | LATC8 | | _ | — | — | — | _ | LATC1 | LATC0 | xxxx |
| ODCC | 0E26 | — | _ | — | _ | — | — | — | ODCC8 | | _ | — | — | — | _ | ODCC1 | ODCC0 | 0000 |
| CNENC | 0E28 | — | _ | — | _ | — | — | — | CNIEC8 | | _ | — | — | — | _ | CNIEC1 | CNIEC0 | 0000 |
| CNPUC | 0E2A | — | _ | — | _ | — | — | — | CNPUC8 | | _ | — | — | — | _ | CNPUC1 | CNPUC0 | 0000 |
| CNPDC | 0E2C | — | _ | — | _ | — | — | — | CNPDC8 | | _ | — | — | — | _ | CNPDC1 | CNPDC0 | 0000 |
| ANSELC | 0E2E | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | ANSC1 | ANSC0 | 0003 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

NOTES:



FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 AND 5)



FIGURE 13-1:TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|---------------|---------------------|----------------------------|-----------------|-------------------|---------------------|------------------|---------------|
| | TRGDI | V<3:0> | | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | | | TRGSTF | RT<5:0>(1) | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplen | nented bit, read | as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own |
| | | | | | | | |
| bit 15-12 | TRGDIV<3:0 |)>: Trigger # Ou | tput Divider b | vits | | | |
| | 1111 = Trigg | er output for ev | ery 16th trigg | er event | | | |
| | 1110 = Trigg | er output for ev | ery 15th trigg | er event | | | |
| | 1101 = Trigg | er output for ev | ery 14th trigg | er event | | | |
| | 1100 = Trigg | er output for ev | ery 13th trigg | er event | | | |
| | 1011 = Irigg | er output for ev | ery 12th trigg | er event | | | |
| | 1010 = Trigg | per output for ev | ery 11th trigge | er event | | | |
| | 1001 - Trigg | er output for ev | ery 9th triage | r event | | | |
| | 0111 = Trigg | er output for ev | erv 8th triage | r event | | | |
| | 0110 = Trigg | er output for ev | erv 7th triage | r event | | | |
| | 0101 = Trigg | er output for ev | ery 6th trigge | r event | | | |
| | 0100 = Trigg | jer output for ev | ery 5th trigge | r event | | | |
| | 0011 = Trigg | er output for ev | ery 4th trigge | r event | | | |
| | 0010 = Trigg | er output for ev | ery 3rd trigge | r event | | | |
| | 0001 = Trigg | er output for ev | ery 2nd trigge | erevent | | | |
| | 0000 = Trigg | ger output for ev | ery trigger ev | ent | | | |
| bit 11-6 | Unimplemer | nted: Read as ' | 0' | | | | |
| bit 5-0 | TRGSTRT<5 | 5:0>: Trigger Po | stscaler Start | Enable Select | bits ⁽¹⁾ | | |
| | 111111 = W | aits 63 PWM cy | cles before g | enerating the fir | rst trigger event | after the modu | le is enabled |
| | • | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 000010 = W | aits 2 PWM cyc | les before ge | nerating the firs | t trigger event a | after the module | e is enabled |
| | 000001 = W | aits 1 PWM cyc | le before gen | erating the first | trigger event a | fter the module | is enabled |
| | 000000 = W | aits 0 PWM cyc | les before ge | nerating the firs | t trigger event | after the module | e is enabled |

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER



| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 |
|-----------------|---------------------------------------|-------------------------------------|-----------------------------------|-------------------------|----------------------|-------------------|---------------|
| PHR | PHF | PLR | PLF | FLTLEBEN | CLLEBEN | _ | _ |
| bit 15 | 1 | | 1 | | 1 | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| — | — | BCH(") | BCL | BPHH | BPHL | BPLH | BPLL |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15 | PHR: PWMxH | Rising Edge | Trigger Enabl | e bit | | | |
| | \perp = Rising edg 0 = Leading-E | ge of PyvivixH v Edge Blanking i | anores risina | edge of PWM | anking counter kH | | |
| bit 14 | PHF: PWMxH | Falling Edge | Trigger Enabl | e bit | | | |
| | 1 = Falling ed | ge of PWMxH | will trigger Le | ading-Edge Bla | anking counter | | |
| | 0 = Leading-E | Edge Blanking i | gnores falling | g edge of PWM | хH | | |
| bit 13 | PLR: PWMxL | . Rising Edge T | rigger Enable | e bit oding Edgo Blo | nking countor | | |
| | 0 = Leading-E | Edge Blanking i | gnores rising | edge of PWM | kL | | |
| bit 12 | PLF: PWMxL | Falling Edge T | rigger Enable | e bit | | | |
| | 1 = Falling ed | ge of PWMxL | will trigger Le | ading-Edge Bla | anking counter | | |
| | 0 = Leading-E | Edge Blanking i | gnores falling | g edge of PWM | xL | | |
| bit 11 | 1 = Leading-F | -ault Input Lea Edge Blanking i | ding-Edge Bla | anking Enable | bit | | |
| | 0 = Leading-E | Edge Blanking i | s not applied | to selected Fa | ult input | | |
| bit 10 | CLLEBEN: C | urrent-Limit Le | ading-Edge E | Blanking Enable | e bit | | |
| | 1 = Leading-E | Edge Blanking i | s applied to s | selected curren | t-limit input | | |
| hit 0.6 | 0 = Leading-E | tode Blanking I | s not applied | to selected cul | rrent-limit input | | |
| bit 5 | BCH Blankin | a in Selected F | J Blanking Sign | al High Enable | hit(1) | | |
| bit 5 | 1 = State blan | kina (of curren | t-limit and/or | Fault input sigr | nals) when seled | ted blanking s | ianal is hiah |
| | 0 = No blankii | ng when select | ed blanking s | signal is high | , | 5 | 0 0 |
| bit 4 | BCL: Blanking | g in Selected B | lanking Signa | al Low Enable I | bit ⁽¹⁾ | | |
| | 1 = State blan | iking (of curren | t-limit and/or | Fault input sigr | nals) when seled | cted blanking s | ignal is low |
| bit 3 | BPHH: Blanki | ing in PWMxH | High Enable | hit | | | |
| bit o | 1 = State blan | iking (of curren | t-limit and/or | Fault input sigr | nals) when PWN | /IxH output is h | igh |
| | 0 = No blanki | ng when PWM | xH output is h | nigh | | | - |
| bit 2 | BPHL: Blanki | ng in PWMxH | Low Enable b | pit | | | |
| | 1 = State blan 0 = No blankii | nking (of curren ng when PWM | t-limit and/or xH output is le | Fault input sigr ow | nals) when PWN | IxH output is lo | W |
| bit 1 | BPLH: Blanki | ng in PWMxL I | High Enable b | oit | | | |
| | 1 = State blan 0 = No blankii | nking (of curren ng when PWM | t-limit and/or xL output is h | Fault input sigr igh | nals) when PWN | /IxL output is hi | igh |
| bit 0 | BPLL: Blanki | ng in PWMxL L | ow Enable b | it | | | |
| | 1 = State blan | king (of curren | t-limit and/or | Fault input sigr | nals) when PWN | IxL output is lo | W |
| | v = i N o diankii | | x∟ output is io | JVV | | | |

REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| REGISTER 17-19: INT1HLDH: INTERVAL 1 TIMER HOLD HIGH WORD REGIS | TER |
|---|-----|
|---|-----|

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
|-----------------|---|----------------|-------|--------------|------------------|----------|-------|--|--|--|--|--|
| | | | INTHL | D<31:24> | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | | | | |
| | | | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| | | | INTHL | D<23:16> | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimpler | nented bit, read | d as '0' | | | | | | |
| -n = Value at P | n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown | | | | | | | | | | | |

bit 15-0 INTHLD<31:16>: Hold Register for Reading and Writing INT1TMRH bits

REGISTER 17-20: INT1HLDL: INTERVAL 1 TIMER HOLD LOW WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|--|-------------|------------------|-------|----------------------|------------------------------------|--------------------|-------|--|
| | | | INTHL | D<15:8> | | | | |
| bit 15 | | | | | | | bit 8 | |
| | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | | INTH | _D<7:0> | | | | |
| bit 7 | bit 7 bit 0 | | | | | | | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit U = Unim | | | | | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | |

bit 15-0 INTHLD<15:0>: Hold Register for Reading and Writing INT1TMRL bits

| R-0, HSC | R-0, HSC | U-0 | U-0 | U-0 | R/C-0, HS | R-0, HSC | R-0, HSC | |
|-------------------|-----------|-------------------|------------|----------------------------|------------------|--------------------------------------|----------|--|
| ACKSTAT | TRSTAT | — | — | — | BCL | GCSTAT | ADD10 | |
| bit 15 | | | | | | | bit 8 | |
| | | | | | | | | |
| R/C-0, HS | R/C-0, HS | R-0, HSC | R/C-0, HSC | R/C-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | |
| IWCOL | I2COV | D_A | Р | S | R_W | RBF | TBF | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: C : | | C = Clearable bit | | HS = Hardware Settable bit | | HSC = Hardware Settable/Clearable bi | | |
| R = Readable bit | | W = Writable bit | | U = Unimplen | nented bit, read | as '0' | | |
| -n = Value at POR | | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unknown | | |

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

| bit 15 | ACKSTAT: Acknowledge Status bit (when operating as I^2C^{TM} master, applicable to master transmit operation) |
|-----------|--|
| | 1 = NACK received from slave 0 = ACK received from slave |
| | Hardware is set or clear at the end of slave Acknowledge. |
| bit 14 | TRSTAT: Transmit Status bit (when operating as I^2C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) |
| | 0 = Master transmit is not in progress Hardware is set at the beginning of master transmission. Hardware is clear at the end of slave Acknowledge. |
| bit 13-11 | Unimplemented: Read as '0' |
| bit 10 | BCL: Master Bus Collision Detect bit |
| | 1 = A bus collision has been detected during a master operation0 = No bus collision detected |
| | Hardware is set at detection of a bus collision. |
| bit 9 | GCSTAT: General Call Status bit |
| | 1 = General call address was received |
| | 0 = General call address was not received |
| 1.11.0 | Hardware is set when address matches general call address. Hardware is clear at Stop detection. |
| DIT 8 | ADD10: 10-Bit Address Status bit |
| | I = 10-bit address was matched 0 = 10-bit address was not matched |
| | Hardware is set at the match of the 2nd byte of the matched 10-bit address. Hardware is clear at Stop detection. |
| bit 7 | IWCOL: I2Cx Write Collision Detect bit |
| | 1 = An attempt to write to the I2CxTRN register failed because the I^2 C module is busy 0 = No collision |
| | Hardware is set at the occurrence of a write to I2CxTRN while busy (cleared by software). |
| bit 6 | I2COV: I2Cx Receive Overflow Flag bit |
| | 1 = A byte was received while the I2CxRCV register was still holding the previous byte 0 = No overflow |
| | Hardware is set at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software). |
| bit 5 | D_A: Data/Address bit (when operating as I ² C slave) |
| | 1 = Indicates that the last byte received was data |
| | Indicates that the last byte received was a device address Hardware is clear at a device address match. Hardware is set by reception of a slave byte. |
| bit 4 | P: Stop bit |
| | 1 = Indicates that a Stop bit has been detected last |
| | 0 = Stop bit was not detected last |
| | Hardware is set or clear when a Start, Repeated Start or Stop is detected. |
| | |

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
|--|---|-------------------|-----------------|------------------|------------------|-----------------|-------|--|--|
| _ | _ | _ | _ | _ | _ | _ | _ | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| IVRIE | WAKIE | ERRIE | — | FIFOIE | RBOVIE | RBIE | TBIE | | |
| bit 7 | pit 7 k | | | | | | | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | |
| | | | | | | | | | |
| bit 15-8 | Unimplemen | ted: Read as ' |)' | | | | | | |
| bit 7 | IVRIE: Invalid | I Message Inter | rupt Enable b | bit | | | | | |
| | 1 = Interrupt r | equest is enab | led | | | | | | |
| | | request is not e | nabled | | | | | | |
| DIT 6 | WAKIE: Bus | vvake-up Activi | ty interrupt Er | Table bit | | | | | |
| | $\perp = \text{Interrupt r}$ 0 = Interrupt r | request is enab | nabled | | | | | | |
| bit 5 | FRRIE : Error Interrunt Enable bit | | | | | | | | |
| | 1 = Interrupt request is enabled | | | | | | | | |
| 0 = Interrupt request is not enabled | | | | | | | | | |
| bit 4 | Unimplemented: Read as '0' | | | | | | | | |
| bit 3 | FIFOIE: FIFO Almost Full Interrupt Enable bit | | | | | | | | |
| | 1 = Interrupt request is enabled | | | | | | | | |
| | 0 = Interrupt r | request is not e | nabled | | | | | | |
| bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit | | | | | | | | | |
| | 1 = Interrupt r | request is enab | led nabled | | | | | | |
| hit 1 | BBIE: BX But | ffer Interrunt Fr | nable hit | | | | | | |
| bit i | 1 = Interrupt r | request is enab | led | | | | | | |
| | 0 = Interrupt r | request is not e | nabled | | | | | | |
| bit 0 | TBIE: TX Buff | fer Interrupt En | able bit | | | | | | |
| | 1 = Interrupt r | request is enab | led | | | | | | |
| | 0 = Interrupt r | request is not e | nabled | | | | | | |

REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

25.3 Op Amp/Comparator Registers

| R/W-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | | |
|-----------------|--|------------------|------------------------------|--------------------------|----------------------|----------------------|----------------------|--|--|
| PSIDL | | | | C4EVT ⁽¹⁾ | C3EVT ⁽¹⁾ | C2EVT ⁽¹⁾ | C1EVT ⁽¹⁾ | | |
| bit 15 | | | | | L | | bit 8 | | |
| | | | | | | | | | |
| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | | |
| | | — | | C4OUT ⁽²⁾ | C3OUT ⁽²⁾ | C2OUT ⁽²⁾ | C10UT ⁽²⁾ | | |
| bit 7 | | | | | | | bit 0 | | |
| r | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | U = Unimplemented bit, real | | | d as '0' | | | |
| -n = Value at P | POR | '1' = Bit is set | | 0° = Bit is cle | ared | x = Bit is unkn | iown | | |
| hit 15 | | arator Stop in | dla Mada hit | | | | | | |
| DIL 15 | 1 = Discontinu | ues operation of | of all comparat | tors when devi | ce enters Idle n | node | | | |
| | 0 = Continues | operation of a | Il comparators | s in Idle mode | | | | | |
| bit 14-12 | Unimplement | ted: Read as ' |)' | | | | | | |
| bit 11 | C4EVT: Op A | mp/Comparato | r 4 Event Stat | us bit ⁽¹⁾ | | | | | |
| | 1 = Op amp/c | omparator eve | nt occurred | | | | | | |
| h# 40 | 0 = Op amp/c | omparator eve | | ur | | | | | |
| DIE TU | 1 = Comparat | or event occur | Status Diter | | | | | | |
| | 0 = Comparat | or event did no | ot occur | | | | | | |
| bit 9 | C2EVT: Comp | parator 2 Event | : Status bit ⁽¹⁾ | | | | | | |
| | 1 = Comparat | or event occur | red | | | | | | |
| | 0 = Comparat | or event did no | ot occur | | | | | | |
| bit 8 | C1EVT: Comp | parator 1 Event | Status bit ⁽¹⁾ | | | | | | |
| | 1 = Comparat | or event occur | rea ot occur | | | | | | |
| bit 7-4 | Unimplement | ted: Read as ' |)' | | | | | | |
| bit 3 | C4OUT: Com | parator 4 Outp | ut Status bit ⁽²⁾ | | | | | | |
| | When CPOL = | <u>= 0:</u> | | | | | | | |
| | 1 = VIN + > VIN | N- | | | | | | | |
| | $0 = VIN + < VIN - $ $\frac{When CPOL = 1:}{1 = VIN + < VIN - }$ $0 = VIN + > VIN - $ | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| bit 2 | C3OUT: Comparator 3 Output Status bit ⁽²⁾ | | | | | | | | |
| | $\frac{\text{When CPOL} = 0}{1 = \text{V(N+} > \text{V(N-})}$ | | | | | | | | |
| | $0 = VIN + \langle VIN - VIN $ | | | | | | | | |
| | When CPOL = 1: | | | | | | | | |
| | 1 = VIN + < VIN | N- | | | | | | | |
| | v = v i N + > V I N | N- | | | | | | | |

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits⁽¹⁾
 - 11 = VIN- input of comparator connects to OA3/AN6
 - 10 = VIN- input of comparator connects to OA2/AN0
 - 01 = VIN- input of comparator connects to OA1/AN3
 - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

FIGURE 32-1: VOH – 4x DRIVER PINS VOH (V) -0.050 -0.045 3.6V -0.040 3.3V -0.035 3V -0.030 IOH(A) -0.025 -0.020 Absolute Maximum -0.015 -0.010 -0.005 0.000 0.50 1.00 2.00 2.50 3.00 3.50 0.00 1.50 4.00

FIGURE 32-2: VOH – 8x DRIVER PINS





FIGURE 32-4: Vol – 8x DRIVER PINS



33.1 Package Marking Information (Continued)

48-Lead UQFN (6x6x0.5 mm)



Example 33EP64GP 504-I/MV (3) 1310017

64-Lead QFN (9x9x0.9 mm)



Example dsPIC33EP 64GP506 -I/MR® 1310017

64-Lead TQFP (10x10x1 mm)



Example



© 2011-2013 Microchip Technology Inc.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|-------------|------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | Е | | 1.27 BSC | |
| Contact Pad Spacing | С | | 9.40 | |
| Contact Pad Width (X28) | Х | | | 0.60 |
| Contact Pad Length (X28) | Y | | | 2.00 |
| Distance Between Pads | Gx | 0.67 | | |
| Distance Between Pads | G | 7.40 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A