

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I²C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	· · · · · · · · · · · · · · · · · · ·
RAM Size	24K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512mc206t-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Diagrams (Continued)




TABLE 4	4-9:	INPUT		JRE 1 T	HROUG	H INPU	Т САРТ	URE 4	REGIST	ER MA	Р							
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	_	—	ICSIDL	10	CTSEL<2:0	>	—	-	_	ICI<	:0>	ICOV	ICBNE		ICM<2:0>		0000
IC1CON2	0142	_	_		_		—	—	IC32	ICTRIG	TRIGSTAT			S	YNCSEL<4	:0>		000D
IC1BUF	0144							Inp	ut Capture '	1 Buffer Reg	gister							xxxx
IC1TMR	0146								Input Capt	ture 1 Time	r							0000
IC2CON1	0148		_	ICSIDL	10	CTSEL<2:0	>	—	_		ICI<1	:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2CON2	014A		IC32   ICTRIG TRIGSTAT SYNCSEL<4:0>							000D								
IC2BUF	014C							Inp	ut Capture 2	2 Buffer Reg	gister							xxxx
IC2TMR	014E								Input Capt	ture 2 Time	r							0000
IC3CON1	0150		_	ICSIDL	10	CTSEL<2:0	>	—	_		ICI<1	:0>	ICOV	ICBNE		ICM<2:0>		0000
IC3CON2	0152		_				—	—	IC32	ICTRIG	TRIGSTAT			S	YNCSEL<4	:0>		000D
IC3BUF	0154							Inp	ut Capture 3	3 Buffer Reg	gister							xxxx
IC3TMR	0156								Input Capt	ture 3 Time	r							0000
IC4CON1	0158		_	ICSIDL	10	CTSEL<2:0	>	—	_		ICI<1	:0>	ICOV	ICBNE		ICM<2:0>		0000
IC4CON2	015A	_	_		-		-	_	IC32	ICTRIG	TRIGSTAT	-		S	YNCSEL<4	:0>		000D
IC4BUF	015C							Inp	ut Capture 4	4 Buffer Reg	gister							xxxx
IC4TMR	015E								Input Capt	ure 4 Time	r							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/SO-0 <sup>(1</sup>	) R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	NVMSIDL <sup>(2)</sup>	_		—	
bit 15	I	1	1				bit 8
U-0	U-0	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
_	—	—	—	NVMOP3 <sup>(3,4)</sup>	NVMOP2 <sup>(3,4)</sup>	NVMOP1 <sup>(3,4)</sup>	NVMOP0 <sup>(3,4</sup>
bit 7							bit (
lagandi		SO - Sottab	la Only hit				
L <b>egend:</b> R = Reada	ble hit	SO = Settab W = Writable	-	II – I Inimplem	nented bit, read	ae 'O'	
-n = Value		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	
		1 - Dit 13 30					lowin
bit 15	WR: Write Co	ontrol bit(1)					
			ory program or	erase operation	on; the operatio	n is self-timed	and the bit is
	cleared b	y hardware o	nce the operati	on is complete			
	-		ration is comple	ete and inactive	9		
bit 14	WREN: Write		n/erase operati	000			
			/erase operatio				
oit 13			Error Flag bit <sup>(1)</sup>				
	1 = An impro	per program o	r erase sequend		rmination has oc	curred (bit is se	t automatically
		et attempt of th	e WR bit) operation com	olotod pormally			
bit 12			le Control bit <sup>(2)</sup>	Sieteu normaliy			
			r goes into Star	ndbv mode duri	ina Idle mode		
			r is active durin				
bit 11-4	Unimplemen	ted: Read as	'0'				
bit 3-0	NVMOP<3:0>	NVM Operation	ation Select bits	<sub>3</sub> (1,3,4)			
	1111 <b>= Rese</b>						
	1110 = Rese 1101 = Rese						
	1100 <b>= Rese</b>						
	1011 <b>= Rese</b>						
	1010 = Rese 0011 = Memo		e operation				
	0010 = Rese	rved	-				
			ord program ope	eration <sup>(5)</sup>			
	0000 <b>= Rese</b>	rvea					
	These bits can onl	-					
	If this bit is set, the (TVREG) before Fla				d upon exiting lo	dle mode, there	is a delay
	All other combinati		•				
<b>.</b> .				in ploinenteu.			
4:	Execution of the P	wrsav instruc	tion is ianored	while any of th	e NVM operatio	ns are in progr	ess.

# REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

# REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 4	MATHERR: Math Error Status bit
	1 = Math error trap has occurred
	0 = Math error trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	<ul><li>1 = Address error trap has occurred</li><li>0 = Address error trap has not occurred</li></ul>
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	<b>OSCFAIL:</b> Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

Note 1: These bits are available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

REGISTER	<u>R 10-2: PMD</u> 2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_		_		IC4MD	IC3MD	IC2MD	IC1MD		
bit 15							bit		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
				OC4MD	OC3MD	OC2MD	OC1MD		
bit 7							bit		
Legend:	1.1.1								
R = Readab		W = Writable b	Dit	•	nented bit, rea				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-12	Unimplemen	ted: Read as '0	,						
bit 11	-	t Capture 4 Mod							
	•	oture 4 module is							
	0 = Input Cap	oture 4 module is	s enabled						
bit 10	IC3MD: Input	IC3MD: Input Capture 3 Module Disable bit							
		oture 3 module is							
		oture 3 module is							
bit 9		Capture 2 Mod							
		oture 2 module is oture 2 module is							
bit 8	IC1MD: Input	t Capture 1 Mod	ule Disable bit						
	1 = Input Cap	oture 1 module is oture 1 module is	s disabled						
bit 7-4		ted: Read as '0							
bit 3	OC4MD: Out	put Compare 4	Module Disable	e bit					
		ompare 4 modul							
	-	ompare 4 modu							
bit 2		put Compare 3		e bit					
	•	ompare 3 modul							
L:1 4	-	ompare 3 modul		. h.:4					
bit 1		put Compare 2							
	$\perp - Output Out$	ompare 2 modu							
	0 = Output Co	ompare 2 modul	le is enabled						
bit 0	•	ompare 2 modul put Compare 1		e bit					
bit 0	OC1MD: Out	ompare 2 modul put Compare 1 l ompare 1 modul	Module Disable	e bit					

#### ~

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IC2R<6:0>			
·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IC1R<6:0>			
						bit C
e bit	W = Writable b	it	U = Unimplem	nented bit, rea	d as '0'	
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
•			nbers)			
		1				
Unimplemer	nted: Read as '0					
(see Table 11 1111001 = I	I-2 for input pin's nput tied to RPI1	election num 21		onding RPn Pi	n bits	
	e bit POR Unimplemen IC2R<6:0>: / (see Table 11 1111001 = I 0000001 = I 0000000 = I Unimplemen IC1R<6:0>: / (see Table 11 1111001 = I	e bit W = Writable b POR '1' = Bit is set Unimplemented: Read as '0 IC2R<6:0>: Assign Input Cap (see Table 11-2 for input pin s 1111001 = Input tied to RPI1 0000001 = Input tied to CMP 0000000 = Input tied to Vss Unimplemented: Read as '0 IC1R<6:0>: Assign Input Cap (see Table 11-2 for input pin s	e bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' IC2R<6:0>: Assign Input Capture 2 (IC2) (see Table 11-2 for input pin selection num 1111001 = Input tied to RPI121	R/W-0       R/W-0       R/W-0       R/W-0         IC1R<6:0>       IC1R<6:0>         e bit       W = Writable bit       U = Unimplem         POR       '1' = Bit is set       '0' = Bit is clear         Unimplemented:       Read as '0'         IC2R<6:0>:       Assign Input Capture 2 (IC2) to the Correspond (see Table 11-2 for input pin selection numbers)         1111001 = Input tied to RPI121         .         .         0000001 = Input tied to CMP1         0000000 = Input tied to Vss         Unimplemented:         Read as '0'         IC1R<6:0>:         Assign Input Capture 1 (IC1) to the Correspond (see Table 11-2 for input pin selection numbers)         1111001 = Input tied to RPI121         .	R/W-0       R/W-0       R/W-0       R/W-0         IC1R<6:0>         e bit       W = Writable bit       U = Unimplemented bit, real         POR       '1' = Bit is set       '0' = Bit is cleared         Unimplemented:       Read as '0'         IC2R<6:0>:       Assign Input Capture 2 (IC2) to the Corresponding RPn Pi (see Table 11-2 for input pin selection numbers)         1111001 = Input tied to RPI121       .         .       .         0000001 = Input tied to CMP1         0000000 = Input tied to Vss         Unimplemented:         Read as '0'         IC1R<6:0>:         Assign Input Capture 1 (IC1) to the Corresponding RPn Pi (see Table 11-2 for input pin selection numbers)         1111001 = Input tied to RPI121         .	R/W-0       R/W-0       R/W-0       R/W-0       R/W-0         IC1R<6:0>    e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' IC2R<6:0>: Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121 <p< td=""></p<>

#### REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

# REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP118	3R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_	_	—	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP118R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP120	)R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0		
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_	—	OC32		
bit 15	·				·		bit		
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0		
OCTRIG	G TRIGSTAT	OCTRIS	SYNCSEL4	SEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNC					
bit 7							bit		
Legend:		HS = Hardwa	re Settable bit						
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15	1 = Fault mo cleared i	t Mode Select b ode is maintain n software and	ed until the Fa a new PWM pe	eriod starts					
		de is maintaine	d until the Faul	t source is rem	loved and a ne	w PWM period	starts		
bit 14	FLTOUT: Fau		. –						
		tput is driven hi tput is driven lo							
bit 13		FLTTRIEN: Fault Output State Select bit							
		1 = OCx pin is tri-stated on a Fault condition							
	•	I/O state is defi			ault condition				
bit 12	OCINV: Outp	ut Compare x I	nvert bit						
		out is inverted out is not invert	ed						
bit 11-9	Unimplemen	ted: Read as '	כי						
bit 8	OC32: Casca	ide Two OCx M	odules Enable	bit (32-bit oper	ration)				
		module operate module operate							
bit 7		tput Compare x		Select bit					
		OCx from the s			CSELx bits				
		nizes OCx with				S			
bit 6	TRIGSTAT: T	imer Trigger St	atus bit						
		urce has been <sup>.</sup> urce has not be			d clear				
bit 5		put Compare x		•					
	1 = OCx is tr	• •	·						
	0 = Output C	ompare x mod	ule drives the C	OCx pin					
Note 1:	Do not use the O	Cx module as i	ts own Svnchro	nization or Tric	aaer source.				
	When the OCy m		-			module uses t	he OCv		
	module as a Trigg								
3:	Each Output Con <b>"Peripheral Trig</b> PTGO0 = OC1 PTGO1 = OC2					n source. See <b>S</b>	Section 24.0		
	PTGO2 = OC3 $PTGO3 = OC4$								

# REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TRGC	MP<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TRGC	MP<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	

# REGISTER 16-14: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

bit 15-0 TRGCMP<15:0>: Trigger Control Value bits

When the primary PWMx functions in local time base, this register contains the compare values that can trigger the ADC module.

# REGISTER 17-1: QEI1CON: QEI1 CONTROL REGISTER (CONTINUED)

bit 6-4	<b>INTDIV&lt;2:0&gt;:</b> Timer Input Clock Prescale Select bits (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select) <sup>(3)</sup>
	<pre>111 = 1:128 prescale value 110 = 1:64 prescale value 101 = 1:32 prescale value 100 = 1:16 prescale value 011 = 1:8 prescale value 010 = 1:4 prescale value 001 = 1:2 prescale value 000 = 1:1 prescale value</pre>
bit 3	<b>CNTPOL:</b> Position and Index Counter/Timer Direction Select bit 1 = Counter direction is negative unless modified by external up/down signal
	<ul> <li>0 = Counter direction is positive unless modified by external up/down signal</li> </ul>
bit 2	GATEN: External Count Gate Enable bit
	<ul> <li>1 = External gate signal controls position counter operation</li> <li>0 = External gate signal does not affect position counter/timer operation</li> </ul>
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits
	<ul> <li>11 = Internal Timer mode with optional external count is selected</li> <li>10 = External clock count with optional external count is selected</li> <li>01 = External clock count with external up/down direction is selected</li> <li>00 = Quadrature Encoder Interface (x4 mode) Count mode is selected</li> </ul>
Note 1:	When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

- 2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

# REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

### REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F7MS	SK<1:0>	F6MS	K<1:0>	F5MSK<1:0>		F4MSK<1:0>			
bit 15		·					bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F3MS	SK<1:0>	F2MS	K<1:0>	F1MS	K<1:0>	F0MS	K<1:0>		
bit 7							bit (		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
	01 = Accept	red ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contain	mask					
bit 13-12	F6MSK<1:0	>: Mask Source	for Filter 6 bit	s (same values	s as bits<15:14	>)			
bit 11-10	F5MSK<1:0	>: Mask Source	for Filter 5 bit	s (same values	s as bits<15:14	>)			
bit 9-8	F4MSK<1:0	>: Mask Source	for Filter 4 bit	s (same values	s as bits<15:14	>)			
bit 7-6	F3MSK<1:0	>: Mask Source	for Filter 3 bit	s (same values	s as bits<15:14	>)			
bit 5-4	F2MSK<1:0	>: Mask Source	for Filter 2 bit	s (same values	s as bits<15:14	>)			
bit 3-2	F1MSK<1:0	>: Mask Source	for Filter 1 bit	er 1 bits (same values as bits<15:14>)					
						. )			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT		
bit 15		1		11			bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	_		
bit 7				1 1		1	bit (		
Legend:									
R = Readabl	le bit	W = Writable	oit	U = Unimplem	ented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown		
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Mode	Selection bit					
	1 = Edge 1 is	s edge-sensitive	9						
	•	s level-sensitive							
bit 14	EDG1POL: Edge 1 Polarity Select bit								
		s programmed f							
L:1 40 40	•	s programmed f	•	•					
bit 13-10	EDG1SEL<3:0>: Edge 1 Source Select bits 1xxx = Reserved								
	01xx = Rese								
	0011 = CTEE								
	0010 = CTEE	•							
	0001 = OC1								
hit O	0000 = Timer		:+						
bit 9		Edge 2 Status b		vritten to control	the odge cou	reo			
	1 = Edge 2 h				the edge sou	ice.			
		as not occurred	1						
bit 8	EDG1STAT: E	Edge 1 Status b	it						
			1 and can be v	vritten to control	the edge sou	rce.			
	1 = Edge 1 h								
	-	as not occurred							
bit 7		Edge 2 Edge Sa		Selection bit					
		s edge-sensitive s level-sensitive							
bit 6	•	dge 2 Polarity							
Sit 0		s programmed f		dae response					
		s programmed f							
bit 5-2	EDG2SEL<3	:0>: Edge 2 So	urce Select bits	3					
	1111 <b>= Rese</b>	rved							
	01xx = Rese								
	0100 = CMP <sup>2</sup> 0011 = CTEE								
	0010 = CTEE								
		Ji pili							
	0001 = OC1	module							
		module							

# REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

# 25.3 Op Amp/Comparator Registers

		_	C4EVT <sup>(1)</sup>	C3EVT <sup>(1)</sup>	C2EVT <sup>(1)</sup>	C1EVT <sup>(1)</sup>	
	•	•				bit	
U-0	U-0	U-0	R-0	R-0	R-0	R-0	
—	_	—	C4OUT <sup>(2)</sup>	C3OUT <sup>(2)</sup>	C2OUT <sup>(2)</sup>	C10UT <sup>(2)</sup>	
						bit	
- <b>L</b> :		L.14					
			-				
PUR	T = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	IOWN	
	arator Stop in	Idle Mode bit					
•	•			ce enters Idle n	node		
Unimplemen	ted: Read as '	0'					
C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup>							
	-		cur				
•							
•							
C1EVT: Com	parator 1 Even	t Status bit <sup>(1)</sup>					
-			2)				
		ut Status bit <sup>u</sup>	2)				
* • • • • • • •	-						
C3OUT: Com	parator 3 Outp	ut Status bit <sup>(2</sup>	2)				
	-						
	POR PSIDL: Comp 1 = Discontinues Unimplemen C4EVT: Op A 1 = Op amp/c 0 = Op amp/c 0 = Op amp/c C3EVT: Comp 1 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 0 = Comparat 1 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = Comparat 0 = Comparat 1 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ < VIN 0 = VIN+ < VIN 1 = VIN+ < VIN 0 = VIN+ <	e bit       W = Writable         POR       '1' = Bit is set         PSIDL: Comparator Stop in       1 = Discontinues operation of a         0 = Continues operation of a       Unimplemented: Read as '         C4EVT: Op Amp/Comparator event       0 = Op amp/comparator event         0 = Op amp/comparator event       0 = Op amp/comparator event         1 = Op amp/comparator event       0 = Comparator event occur         0 = Comparator event occur       0 = Comparator event did not         C2EVT: Comparator 2 Even       1 = Comparator event did not         1 = Comparator event occur       0 = Comparator event did not         C1EVT: Comparator 1 Even       1 = Comparator event occur         0 = Comparator event did not       C1EVT: Comparator 1 Even         1 = Comparator event occur       0 = Comparator event did not         0 = Comparator event did not       Unimplemented: Read as '         C4OUT: Comparator 4 Outp       When CPOL = 0:         1 = VIN+ > VIN-       0 = VIN+ > VIN-         0 = VIN+ < VIN-	e bit $W$ = Writable bit POR '1' = Bit is set PSIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparato 0 = Continues operation of all comparato Unimplemented: Read as '0' C4EVT: Op Amp/Comparator 4 Event Stat 1 = Op amp/comparator event occurred 0 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur C3EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred 0 = Comparator event occurred 0 = Comparator event did not occur C1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred 0 = Comparator event did not occur Unimplemented: Read as '0' C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- C3OUT: Comparator 3 Output Status bit <sup>(2)</sup> When CPOL = 0: 1 = VIN+ > VIN- 0 = VIN+ < VIN- 0 = VIN+ > VIN- 0 = VIN+ < VIN- 0 =	C40UT <sup>(2)</sup> e bitW = Writable bitU = UnimplemPOR'1' = Bit is set'0' = Bit is clePSIDL: Comparator Stop in Idle Mode bit1 = Discontinues operation of all comparators when devia0 = Continues operation of all comparators in Idle modeUnimplemented: Read as '0'C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup> 1 = Op amp/comparator event occurred0 = Op amp/comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurC2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred0 = Comparator event did not occurC1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event occurred0 = Comparator event did not occurUnimplemented: Read as '0'C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0:1 = VIN+ < VIN-	-       -       C4OUT <sup>(2)</sup> C3OUT <sup>(2)</sup> e bit       W = Writable bit       U = Unimplemented bit, read         POR       '1' = Bit is set       '0' = Bit is cleared         PSIDL: Comparator Stop in Idle Mode bit       1 = Discontinues operation of all comparators when device enters Idle n         0 = Continues operation of all comparators in Idle mode       Unimplemented: Read as '0'         C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup> 1 = Op amp/comparator event occurred         0 = Op amp/comparator event occurred       0 = Op amp/comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred       0 = Comparator event occurred         0 = Comparator event did not occur       C2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred       0 = Comparator event occurred         0 = Comparator event did not occur       C1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred       0 = Comparator event did not occur         0 = Comparator event did not occur       Unimplemented: Read as '0'         C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0:         1 = VIN+ < VIN-	-       -       C4OUT <sup>(2)</sup> C3OUT <sup>(2)</sup> C2OUT <sup>(2)</sup> e bit       W = Writable bit       U = Unimplemented bit, read as '0'         POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unkr         PSIDL: Comparator Stop in Idle Mode bit       1 = Discontinues operation of all comparators when device enters Idle mode       0 = Continues operation of all comparators when device enters Idle mode         0 = Continues operation of all comparators in Idle mode       Unimplemented: Read as '0'       C4EVT: Op Amp/Comparator 4 Event Status bit <sup>(1)</sup> 1 = Op amp/comparator event occurred       0 = Op amp/comparator event did not occur       C3EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event did not occur       C2EVT: Comparator 2 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred         0 = Comparator event did not occur       C1EVT: Comparator 1 Event Status bit <sup>(1)</sup> 1 = Comparator event occurred         0 = Comparator event did not occur       Unimplemented: Read as '0'       C4OUT: Comparator 4 Output Status bit <sup>(2)</sup> When CPOL = 0:       1 = VIN+ < VIN-	

#### REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
  - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

#### REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
  - 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles <sup>(2)</sup>	Status Flags Affected	
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None	
		MUL.SS	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = signed(Wb) * signed(Ws)	1	1	None	
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None	
		MUL.SU	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None	
		MUL.SU	Wb,#lit5,Acc <sup>(1)</sup>	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None	
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None	
		MUL.US	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None	
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None	
		MUL.UU	Wb,#lit5,Acc <sup>(1)</sup>	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None	
		MUL.UU	Wb,Ws,Acc <sup>(1)</sup>	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None	
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None	
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None	
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None	
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None	
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None	
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None	
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None	
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None	
		MUL	f	W3:W2 = f * WREG	1	1	None	

### TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

DC CH	DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
	liL	Input Leakage Current <sup>(1,2)</sup>							
DI50		I/O Pins 5V Tolerant <sup>(3)</sup>	-1	—	+1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ high-impedance} \end{split}$		
DI51		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	_	+1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \mbox{ at high-impedance}, \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \end{array}$		
DI51a		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$		
DI51b		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	_	+1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, -40°C ≤ TA ≤ +125°C		
DI51c		I/O Pins Not 5V Tolerant <sup>(3)</sup>	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$		
DI55		MCLR	-5	—	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$		
DI56		OSC1	-5	—	+5	μΑ	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and }H{\sf S} \text{ modes} \end{split}$		

# TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

**Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 4: VIL source < (Vss 0.3). Characterized but not tested.
- **5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

	ACTERISTI	cs	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param No.	Symbol	Characteristic	Min Typ Max		Units	Conditions				
ADC Accuracy (12-Bit Mode) <sup>(1)</sup>										
HAD20a	Nr	Resolution <sup>(3)</sup>	12	12 Data Bits						
HAD21a	INL	Integral Nonlinearity	-5.5	_	5.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD22a	DNL	Differential Nonlinearity	-1	_	1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD23a	Gerr	Gain Error	-10		10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD24a	EOFF	Offset Error	-5	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
		Dynamic I	Performa	nce (12-	Bit Mode	e) <sup>(2)</sup>				
HAD33a	Fnyq	Input Signal Bandwidth	_	_	200	kHz				

# TABLE 31-12: ADC MODULE SPECIFICATIONS (12-BIT MODE)

**Note 1:** These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

# TABLE 31-13: ADC MODULE SPECIFICATIONS (10-BIT MODE)

AC CHAF	ACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param No.	Symbol	Characteristic	cteristic Min Typ Max		Max	Units	Conditions			
ADC Accuracy (10-Bit Mode) <sup>(1)</sup>										
HAD20b	Nr	Resolution <sup>(3)</sup>	10	) Data B	its	bits				
HAD21b	INL	Integral Nonlinearity	-1.5	_	1.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD22b	DNL	Differential Nonlinearity	-0.25	-	0.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD23b	Gerr	Gain Error	-2.5		2.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD24b	EOFF	Offset Error	-1.25		1.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
		Dynamic P	erforma	nce (10-	Bit Mode	e) <sup>(2)</sup>				
HAD33b	Fnyq	Input Signal Bandwidth	_	_	400	kHz				


Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

# 33.1 Package Marking Information (Continued)

48-Lead UQFN (6x6x0.5 mm)




Example 33EP64GP 504-I/MV (3) 1310017

64-Lead QFN (9x9x0.9 mm)



Example dsPIC33EP 64GP506 -I/MR® 1310017

64-Lead TQFP (10x10x1 mm)



Example



© 2011-2013 Microchip Technology Inc.

# **Revision D (December 2011)**

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

# TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 512-Kbyte Flash and 48-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	Removed the Analog Comparators column and updated the Op amps/Comparators column in Table 1 and Table 2.
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 30.0 "Electrical Characteristics"	Updated the VBOR specifications and/or its related note in the following electrical characteristics tables: • Table 30-1 • Table 30-4 • Table 30-12 • Table 30-14 • Table 30-15 • Table 30-16 • Table 30-56 • Table 30-57 • Table 30-58 • Table 30-59 • Table 30-60