

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 70 MIPS   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT   |
| Number of I/O              | 53  |
| Program Memory Size        | 512KB (170K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 24K x 16  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 16x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512mc206t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic24ep512mc206t-i-pt</a> |

## Pin Diagrams (Continued)


36-Pin VTLA<sup>(1,2,3)</sup>

■ = Pins are up to 5V tolerant



- Note 1:** The RPn/RPin pins can be used by any remappable peripheral with some limitation. See **Section 11.4 “Peripheral Pin Select (PPS)”** for available peripherals and for information on limitations.
- 2:** Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See **Section 11.0 “I/O Ports”** for more information.
- 3:** The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 4:** There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

**FIGURE 4-11: DATA MEMORY MAP FOR dsPIC33EP512MC20X/50X AND dsPIC33EP512GP50X DEVICES**



**TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY**

| File Name | Addr. | Bit 15 | Bit 14      | Bit 13 | Bit 12 | Bit 11 | Bit 10        | Bit 9   | Bit 8  | Bit 7       | Bit 6          | Bit 5   | Bit 4   | Bit 3   | Bit 2        | Bit 1     | Bit 0   | All Resets |
|-----------|-------|--------|-------------|--------|--------|--------|---------------|---------|--------|-------------|----------------|---------|---------|---------|--------------|-----------|---------|------------|
| IFS0      | 0800  | —      | DMA1IF      | AD1IF  | U1TXIF | U1RXIF | SPI1IF        | SPI1EIF | T3IF   | T2IF        | OC2IF          | IC2IF   | DMA0IF  | T1IF    | OC1IF        | IC1IF     | INT0IF  | 0000       |
| IFS1      | 0802  | U2TXIF | U2RXIF      | INT2IF | T5IF   | T4IF   | OC4IF         | OC3IF   | DMA2IF | —           | —              | —       | INT1IF  | CNIF    | CMIF         | MI2C1IF   | SI2C1IF | 0000       |
| IFS2      | 0804  | —      | —           | —      | —      | —      | —             | —       | —      | —           | IC4IF          | IC3IF   | DMA3IF  | —       | —            | SPI2IF    | SP1EIF  | 0000       |
| IFS3      | 0806  | —      | —           | —      | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | —            | MI2C2IF   | SI2C2IF | —          |
| IFS4      | 0808  | —      | —           | CTMUIF | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | CRCIF        | U2EIF     | U1EIF   | —          |
| IFS8      | 0810  | JTAGIF | ICDIF       | —      | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | —            | —         | —       | 0000       |
| IFS9      | 0812  | —      | —           | —      | —      | —      | —             | —       | —      | —           | PTG3IF         | PTG2IF  | PTG1IF  | PTG0IF  | PTGWDTIF     | PTGSTEPIF | —       | 0000       |
| IEC0      | 0820  | —      | DMA1IE      | AD1IE  | U1TXIE | U1RXIE | SPI1IE        | SPI1EIE | T3IE   | T2IE        | OC2IE          | IC2IE   | DMA0IE  | T1IE    | OC1IE        | IC1IE     | INT0IE  | 0000       |
| IEC1      | 0822  | U2TXIE | U2RXIE      | INT2IE | T5IE   | T4IE   | OC4IE         | OC3IE   | DMA2IE | —           | —              | —       | INT1IE  | CNIE    | CMIE         | MI2C1IE   | SI2C1IE | 0000       |
| IEC2      | 0824  | —      | —           | —      | —      | —      | —             | —       | —      | —           | IC4IE          | IC3IE   | DMA3IE  | —       | —            | SPI2IE    | SP1EIF  | 0000       |
| IEC3      | 0826  | —      | —           | —      | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | —            | MI2C2IE   | SI2C2IE | —          |
| IEC4      | 0828  | —      | —           | CTMUIE | —      | —      | —             | —       | —      | —           | —              | —       | —       | CRCIE   | U2EIE        | U1EIE     | —       | 0000       |
| IEC8      | 0830  | JTAGIE | ICDIE       | —      | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | —            | —         | —       | 0000       |
| IEC9      | 0832  | —      | —           | —      | —      | —      | —             | —       | —      | —           | PTG3IE         | PTG2IE  | PTG1IE  | PTG0IE  | PTGWDTIE     | PTGSTEPIE | —       | 0000       |
| IPC0      | 0840  | —      | T1IP<2:0>   |        |        | —      | OC1IP<2:0>    |         |        | —           | IC1IP<2:0>     |         |         | —       | INT0IP<2:0>  |           |         | 4444       |
| IPC1      | 0842  | —      | T2IP<2:0>   |        |        | —      | OC2IP<2:0>    |         |        | —           | IC2IP<2:0>     |         |         | —       | DMA0IP<2:0>  |           |         | 4444       |
| IPC2      | 0844  | —      | U1RXIP<2:0> |        |        | —      | SPI1IP<2:0>   |         |        | —           | SPI1EIP<2:0>   |         |         | —       | T3IP<2:0>    |           |         | 4444       |
| IPC3      | 0846  | —      | —           | —      | —      | —      | DMA1IP<2:0>   |         |        | —           | AD1IP<2:0>     |         |         | —       | U1TXIP<2:0>  |           |         | 0444       |
| IPC4      | 0848  | —      | CNIP<2:0>   |        |        | —      | CMIP<2:0>     |         |        | —           | MI2C1IP<2:0>   |         |         | —       | SI2C1IP<2:0> |           |         | 4444       |
| IPC5      | 084A  | —      | —           | —      | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | INT1IP<2:0>  |           |         | 0004       |
| IPC6      | 084C  | —      | T4IP<2:0>   |        |        | —      | OC4IP<2:0>    |         |        | —           | OC3IP<2:0>     |         |         | —       | DMA2IP<2:0>  |           |         | 4444       |
| IPC7      | 084E  | —      | U2TXIP<2:0> |        |        | —      | U2RXIP<2:0>   |         |        | —           | INT2IP<2:0>    |         |         | —       | T5IP<2:0>    |           |         | 4444       |
| IPC8      | 0850  | —      | —           | —      | —      | —      | —             | —       | —      | —           | SPI2IP<2:0>    |         |         | —       | SPI2EIP<2:0> |           |         | 0044       |
| IPC9      | 0852  | —      | —           | —      | —      | —      | IC4IP<2:0>    |         |        | —           | IC3IP<2:0>     |         |         | —       | DMA3IP<2:0>  |           |         | 0444       |
| IPC12     | 0858  | —      | —           | —      | —      | —      | MI2C2IP<2:0>  |         |        | —           | SI2C2IP<2:0>   |         |         | —       | —            | —         | —       | 0440       |
| IPC16     | 0860  | —      | CRCIP<2:0>  |        |        | —      | U2EIP<2:0>    |         |        | —           | U1EIP<2:0>     |         |         | —       | —            | —         | —       | 4440       |
| IPC19     | 0866  | —      | —           | —      | —      | —      | —             | —       | —      | —           | CTMUIP<2:0>    |         |         | —       | —            | —         | —       | 0040       |
| IPC35     | 0886  | —      | JTAGIP<2:0> |        |        | —      | ICDIP<2:0>    |         |        | —           | —              | —       | —       | —       | —            | —         | —       | 4400       |
| IPC36     | 0888  | —      | PTG0IP<2:0> |        |        | —      | PTGWDTIP<2:0> |         |        | —           | PTGSTEPIP<2:0> |         |         | —       | —            | —         | —       | 4440       |
| IPC37     | 088A  | —      | —           | —      | —      | —      | PTG3IP<2:0>   |         |        | —           | PTG2IP<2:0>    |         |         | —       | PTG1IP<2:0>  |           |         | 0444       |
| INTCON1   | 08C0  | NSTDIS | OVAERR      | OVBERR | —      | —      | —             | —       | —      | —           | DIV0ERR        | DMACERR | MATHERR | ADDRERR | STKERR       | OSCFAIL   | —       | 0000       |
| INTCON2   | 08C2  | GIE    | DISI        | SWTRAP | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | INT2EP       | INT1EP    | INT0EP  | 8000       |
| INTCON3   | 08C4  | —      | —           | —      | —      | —      | —             | —       | —      | —           | DAE            | DOOVR   | —       | —       | —            | —         | —       | 0000       |
| INTCON4   | 08C6  | —      | —           | —      | —      | —      | —             | —       | —      | —           | —              | —       | —       | —       | —            | —         | SGHT    | 0000       |
| INTTREG   | 08C8  | —      | —           | —      | —      | —      | ILR<3:0>      |         |        | VECNUM<7:0> |                |         |         |         |              |           |         | 0000       |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-16: QEI1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY**

| File Name | Addr. | Bit 15         | Bit 14 | Bit 13     | Bit 12     | Bit 11   | Bit 10      | Bit 9    | Bit 8    | Bit 7  | Bit 6       | Bit 5    | Bit 4    | Bit 3  | Bit 2  | Bit 1    | Bit 0  | All Resets |
|-----------|-------|----------------|--------|------------|------------|----------|-------------|----------|----------|--------|-------------|----------|----------|--------|--------|----------|--------|------------|
| QEI1CON   | 01C0  | QEIEN          | —      | QEISIDL    | PIMOD<2:0> |          |             | IMV<1:0> |          | —      | INTDIV<2:0> |          |          | CNTPOL | GATEN  | CCM<1:0> |        | 0000       |
| QEI1IOC   | 01C2  | QCAPEN         | FLTREN | QFDIV<2:0> |            |          | OUTFNC<1:0> |          | SWPAB    | HOMPOL | IDXPOL      | QEWPOL   | QEAPOL   | HOME   | INDEX  | QEB      | QEA    | 000x       |
| QEI1STAT  | 01C4  | —              | —      | PCHEQIRQ   | PCHEQIEN   | PCLEQIRQ | PCLEQIEN    | POSOVIRQ | POSOVIEN | PCIIRQ | PCIEN       | VELOVIRQ | VELOVIEN | HOMIRQ | HOMIEN | IDXIRQ   | IDXIEN | 0000       |
| POS1CNTL  | 01C6  | POSCNT<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| POS1CNTH  | 01C8  | POSCNT<31:16>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| POS1HLD   | 01CA  | POSHLD<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| VEL1CNT   | 01CC  | VELCNT<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INT1TMRL  | 01CE  | INTTMR<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INT1TMRH  | 01D0  | INTTMR<31:16>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INT1HDL   | 01D2  | INTHLD<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INT1HLHD  | 01D4  | INTHLD<31:16>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INDX1CNTL | 01D6  | INDXCNT<15:0>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INDX1CNTH | 01D8  | INDXCNT<31:16> |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| INDX1HLD  | 01DA  | INDXHLD<15:0>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| QEI1GECL  | 01DC  | QEIGEC<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| QEI1ICL   | 01DC  | QEIIIC<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| QEI1GECH  | 01DE  | QEIGEC<31:16>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| QEI1ICH   | 01DE  | QEIIIC<31:16>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| QEI1LECL  | 01E0  | QEILEC<15:0>   |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |
| QEI1LECH  | 01E2  | QEILEC<31:16>  |        |            |            |          |             |          |          |        |             |          |          |        |        | 0000     |        |            |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


#### 4.4.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre-modified and post-modified Effective Addresses (EA). The upper half of the base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Read Page register (DSRPAG) or the 9-bit Write Page register (DSWPAG), to form an Extended Data Space (EDS)

address or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.

Construction of the EDS address is shown in Example 4-1. When DSRPAG<9> = 0 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly, when base address bit, EA<15> = 1, DSWPAG<8:0> are concatenated onto EA<14:0> to form the 24-bit EDS write address.

**EXAMPLE 4-1: EXTENDED DATA SPACE (EDS) READ ADDRESS GENERATION**



**Note:** DS read access when DSRPAG = 0x000 will force an address error trap.

**REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)**

|       |  |
|-------|--|
| bit 4 | <b>MATHERR:</b> Math Error Status bit<br>1 = Math error trap has occurred<br>0 = Math error trap has not occurred                              |
| bit 3 | <b>ADDRERR:</b> Address Error Trap Status bit<br>1 = Address error trap has occurred<br>0 = Address error trap has not occurred                |
| bit 2 | <b>STKERR:</b> Stack Error Trap Status bit<br>1 = Stack error trap has occurred<br>0 = Stack error trap has not occurred                       |
| bit 1 | <b>OSCFAIL:</b> Oscillator Failure Trap Status bit<br>1 = Oscillator failure trap has occurred<br>0 = Oscillator failure trap has not occurred |
| bit 0 | <b>Unimplemented:</b> Read as '0'  |

**Note 1:** These bits are available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

**REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER**

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | U-0 | R-0    | R-0    | R-0    | R-0    |
|-------|-----|-----|-----|--------|--------|--------|--------|
| —     | —   | —   | —   | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 7 |     |     |     |        |        |        | bit 0  |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-4      **Unimplemented:** Read as '0'bit 3      **PWCOL3:** DMA Channel 3 Peripheral Write Collision Flag bit

1 = Write collision is detected

0 = No write collision is detected

bit 2      **PWCOL2:** DMA Channel 2 Peripheral Write Collision Flag bit

1 = Write collision is detected

0 = No write collision is detected

bit 1      **PWCOL1:** DMA Channel 1 Peripheral Write Collision Flag bit

1 = Write collision is detected


0 = No write collision is detected

bit 0      **PWCOL0:** DMA Channel 0 Peripheral Write Collision Flag bit

1 = Write collision is detected


0 = No write collision is detected

**FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)**



Note 1: FP is the peripheral clock.

**FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 AND 5)**



Note 1: FP is the peripheral clock.

2: The ADC trigger is available on TMR3 and TMR5 only.

**NOTES:**

## 15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### 15.1.1 KEY RESOURCES

- “**Output Compare**” (DS70358) in the “*dsPIC33/PIC24 Family Reference Manual*”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “*dsPIC33/PIC24 Family Reference Manual*” Sections
- Development Tools

## 22.2 CTMU Control Registers

### REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

| R/W-0   | U-0 | R/W-0    | R/W-0 | R/W-0 | R/W-0    | R/W-0                  | R/W-0  | R/W-0 |
|---------|-----|----------|-------|-------|----------|------------------------|--------|-------|
| CTMUEEN | —   | CTMUSIDL | TGEN  | EDGEN | EDGSEQEN | IDISSEN <sup>(1)</sup> | CTTRIG |       |
| bit 15  |     |          |       |       |          |                        |        | bit 8 |

| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|-------|-----|-----|-----|-----|-----|-----|-----|-------|
| —     | —   | —   | —   | —   | —   | —   | —   | —     |
| bit 7 |     |     |     |     |     |     |     | bit 0 |

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|         |   |
|---------|---|
| bit 15  | <b>CTMUEEN:</b> CTMU Enable bit<br>1 = Module is enabled<br>0 = Module is disabled  |
| bit 14  | <b>Unimplemented:</b> Read as '0'   |
| bit 13  | <b>CTMUSIDL:</b> CTMU Stop in Idle Mode bit<br>1 = Discontinues module operation when device enters Idle mode<br>0 = Continues module operation in Idle mode          |
| bit 12  | <b>TGEN:</b> Time Generation Enable bit<br>1 = Enables edge delay generation<br>0 = Disables edge delay generation  |
| bit 11  | <b>EDGEN:</b> Edge Enable bit<br>1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.)<br>0 = Software is used to trigger edges (manual set of EDGxSTAT) |
| bit 10  | <b>EDGSEQEN:</b> Edge Sequence Enable bit<br>1 = Edge 1 event must occur before Edge 2 event can occur<br>0 = No edge sequence is needed                              |
| bit 9   | <b>IDISSEN:</b> Analog Current Source Control bit <sup>(1)</sup><br>1 = Analog current source output is grounded<br>0 = Analog current source output is not grounded  |
| bit 8   | <b>CTTRIG:</b> ADC Trigger Control bit<br>1 = CTMU triggers ADC start of conversion<br>0 = CTMU does not trigger ADC start of conversion                              |
| bit 7-0 | <b>Unimplemented:</b> Read as '0'   |

**Note 1:** The ADC module Sample-and-Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

**REGISTER 23-2: AD1CON2: ADC1 CONTROL REGISTER 2**

| R/W-0  | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-----|-----|-------|-------|-------|
| VCFG2  | VCFG1 | VCFG0 | —   | —   | CSCNA | CHPS1 | CHPS0 |
| bit 15 |       |       |     |     |       |       | bit 8 |

| R-0   | R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BUFS  | SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM  | ALTS  |
| bit 7 |       |       |       |       |       |       | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13

**VCFG<2:0>: Converter Voltage Reference Configuration bits**

| Value | VREFH          | VREFL          |
|-------|----------------|----------------|
| 000   | AVDD           | AVSS           |
| 001   | External VREF+ | AVSS           |
| 010   | AVDD           | External VREF- |
| 011   | External VREF+ | External VREF- |
| 1xx   | AVDD           | AVSS           |

bit 12-11

**Unimplemented:** Read as '0'

bit 10

**CSCNA:** Input Scan Select bit

1 = Scans inputs for CH0+ during Sample MUXA

0 = Does not scan inputs

bit 9-8

**CHPS<1:0>: Channel Select bits**In 12-bit mode (AD21B = 1), the CHPS<1:0> bits are Unimplemented and are Read as '0':

1x = Converts CH0, CH1, CH2 and CH3

01 = Converts CH0 and CH1

00 = Converts CH0

bit 7

**BUFS:** Buffer Fill Status bit (only valid when BUFM = 1)

1 = ADC is currently filling the second half of the buffer; the user application should access data in the first half of the buffer

0 = ADC is currently filling the first half of the buffer; the user application should access data in the second half of the buffer

bit 6-2

**SMPI<4:0>: Increment Rate bits**When ADDMAEN = 0:

x1111 = Generates interrupt after completion of every 16th sample/conversion operation

x1110 = Generates interrupt after completion of every 15th sample/conversion operation

•

•

•

x0001 = Generates interrupt after completion of every 2nd sample/conversion operation

x0000 = Generates interrupt after completion of every sample/conversion operation

When ADDMAEN = 1:

11111 = Increments the DMA address after completion of every 32nd sample/conversion operation

11110 = Increments the DMA address after completion of every 31st sample/conversion operation

•

•

•

00001 = Increments the DMA address after completion of every 2nd sample/conversion operation

00000 = Increments the DMA address after completion of every sample/conversion operation

**REGISTER 24-2: PTGCON: PTG CONTROL REGISTER**

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PTGCLK2 | PTGCLK1 | PTGCLK0 | PTGDIV4 | PTGDIV3 | PTGDIV2 | PTGDIV1 | PTGDIV0 |
| bit 15  | bit 8   |         |         |         |         |         |         |

| R/W-0   | R/W-0   | R/W-0   | R/W-0   | U-0 | R/W-0  | R/W-0  | R/W-0  |
|---------|---------|---------|---------|-----|--------|--------|--------|
| PTGPWD3 | PTGPWD2 | PTGPWD1 | PTGPWD0 | —   | PTGWD2 | PTGWD1 | PTGWD0 |
| bit 7   | bit 0   |         |         |     |        |        |        |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-13      **PTGCLK<2:0>**: Select PTG Module Clock Source bits

111 = Reserved

110 = Reserved

101 = PTG module clock source will be T3CLK

100 = PTG module clock source will be T2CLK

011 = PTG module clock source will be T1CLK

010 = PTG module clock source will be TAD

001 = PTG module clock source will be FOSC

000 = PTG module clock source will be FP

bit 12-8      **PTGDIV<4:0>**: PTG Module Clock Prescaler (divider) bits

11111 = Divide-by-32

11110 = Divide-by-31

•

•

00001 = Divide-by-2

00000 = Divide-by-1

bit 7-4      **PTGPWD<3:0>**: PTG Trigger Output Pulse-Width bits

1111 = All trigger outputs are 16 PTG clock cycles wide

1110 = All trigger outputs are 15 PTG clock cycles wide

•

•

•

0001 = All trigger outputs are 2 PTG clock cycles wide

0000 = All trigger outputs are 1 PTG clock cycle wide

bit 3      **Unimplemented:** Read as '0'bit 2-0      **PTGWD<2:0>**: Select PTG Watchdog Timer Time-out Count Value bits

111 = Watchdog Timer will time-out after 512 PTG clocks

110 = Watchdog Timer will time-out after 256 PTG clocks

101 = Watchdog Timer will time-out after 128 PTG clocks

100 = Watchdog Timer will time-out after 64 PTG clocks

011 = Watchdog Timer will time-out after 32 PTG clocks

010 = Watchdog Timer will time-out after 16 PTG clocks

001 = Watchdog Timer will time-out after 8 PTG clocks

000 = Watchdog Timer is disabled

**TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)**

| Base Instr # | Assembly Mnemonic | Assembly Syntax  | Description                            | # of Words | # of Cycles <sup>(2)</sup> | Status Flags Affected   |
|--------------|-------------------|--|--|------------|----------------------------|-------------------------|
| 46           | MOV               | MOV f ,Wn  | Move f to Wn                           | 1          | 1                          | None                    |
|              |                   | MOV f  | Move f to f                            | 1          | 1                          | None                    |
|              |                   | MOV f ,WREG  | Move f to WREG                         | 1          | 1                          | None                    |
|              |                   | MOV #lit16,Wn  | Move 16-bit literal to Wn              | 1          | 1                          | None                    |
|              |                   | MOV.b #lit8,Wn   | Move 8-bit literal to Wn               | 1          | 1                          | None                    |
|              |                   | MOV Wn,f   | Move Wn to f                           | 1          | 1                          | None                    |
|              |                   | MOV Ws0 ,Wd0   | Move Ws to Wd                          | 1          | 1                          | None                    |
|              |                   | MOV WREG ,f  | Move WREG to f                         | 1          | 1                          | None                    |
|              |                   | MOV.D Wns ,Wd  | Move Double from W(ns):W(ns + 1) to Wd | 1          | 2                          | None                    |
|              |                   | MOV.D Ws ,Wnd  | Move Double from Ws to W(nd + 1):W(nd) | 1          | 2                          | None                    |
| 47           | MOVPG             | MOVPG #lit10,DSRPAG                                    | Move 10-bit literal to DSRPAG          | 1          | 1                          | None                    |
|              |                   | MOVPG #lit9,DSWPAG                                     | Move 9-bit literal to DSWPAG           | 1          | 1                          | None                    |
|              |                   | MOVPG #lit8,TBLPAG                                     | Move 8-bit literal to TBLPAG           | 1          | 1                          | None                    |
|              |                   | MOVPG Ws , DSRPAG                                      | Move Ws<9:0> to DSRPAG                 | 1          | 1                          | None                    |
|              |                   | MOVPG Ws , DSWPAG                                      | Move Ws<8:0> to DSWPAG                 | 1          | 1                          | None                    |
|              |                   | MOVPG Ws , TBLPAG                                      | Move Ws<7:0> to TBLPAG                 | 1          | 1                          | None                    |
| 48           | MOVSAC            | MOVSAC Acc ,Wx ,Wxd ,Wy ,Wyd ,AWB <sup>(1)</sup>       | Prefetch and store accumulator         | 1          | 1                          | None                    |
| 49           | MPY               | MPY Wm * Wn ,Acc ,Wx ,Wxd ,Wy ,Wyd <sup>(1)</sup>      | Multiply Wm by Wn to Accumulator       | 1          | 1                          | OA,OB,OAB,<br>SA,SB,SAB |
|              |                   | MPY Wm * Wm ,Acc ,Wx ,Wxd ,Wy ,Wyd <sup>(1)</sup>      | Square Wm to Accumulator               | 1          | 1                          | OA,OB,OAB,<br>SA,SB,SAB |
| 50           | MPY.N             | MPY.N Wm * Wn ,Acc ,Wx ,Wxd ,Wy ,Wyd <sup>(1)</sup>    | -(Multiply Wm by Wn) to Accumulator    | 1          | 1                          | None                    |
| 51           | MSC               | MSC Wm * Wm ,Acc ,Wx ,Wxd ,Wy ,Wyd ,AWB <sup>(1)</sup> | Multiply and Subtract from Accumulator | 1          | 1                          | OA,OB,OAB,<br>SA,SB,SAB |

**Note 1:** These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

**2:** Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

**TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)**

| Base Instr # | Assembly Mnemonic | Assembly Syntax                       | Description                                    | # of Words | # of Cycles <sup>(2)</sup> | Status Flags Affected   |
|--------------|-------------------|---------------------------------------|--|------------|----------------------------|-------------------------|
| 53           | NEG               | NEG ACC <sup>(1)</sup>                | Negate Accumulator                             | 1          | 1                          | OA,OB,OAB,<br>SA,SB,SAB |
|              |                   | NEG f                                 | f = $\bar{f} + 1$                              | 1          | 1                          | C,DC,N,OV,Z             |
|              |                   | NEG f ,WREG                           | WREG = $\bar{f} + 1$                           | 1          | 1                          | C,DC,N,OV,Z             |
|              |                   | NEG Ws ,Wd                            | Wd = $\bar{W}_s + 1$                           | 1          | 1                          | C,DC,N,OV,Z             |
| 54           | NOP               | NOP                                   | No Operation                                   | 1          | 1                          | None                    |
|              |                   | NOPR                                  | No Operation                                   | 1          | 1                          | None                    |
| 55           | POP               | POP f                                 | Pop f from Top-of-Stack (TOS)                  | 1          | 1                          | None                    |
|              |                   | POP Wdo                               | Pop from Top-of-Stack (TOS) to Wdo             | 1          | 1                          | None                    |
|              |                   | POP.D Wnd                             | Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1) | 1          | 2                          | None                    |
|              |                   | POP.S                                 | Pop Shadow Registers                           | 1          | 1                          | All                     |
| 56           | PUSH              | PUSH f                                | Push f to Top-of-Stack (TOS)                   | 1          | 1                          | None                    |
|              |                   | PUSH Wso                              | Push Wso to Top-of-Stack (TOS)                 | 1          | 1                          | None                    |
|              |                   | PUSH.D Wns                            | Push W(ns):W(ns + 1) to Top-of-Stack (TOS)     | 1          | 2                          | None                    |
|              |                   | PUSH.S                                | Push Shadow Registers                          | 1          | 1                          | None                    |
| 57           | PWRSAV            | PWRSAV #lit1                          | Go into Sleep or Idle mode                     | 1          | 1                          | WDTO,Sleep              |
| 58           | RCALL             | RCALL Expr                            | Relative Call                                  | 1          | 4                          | SFA                     |
|              |                   | RCALL Wn                              | Computed Call                                  | 1          | 4                          | SFA                     |
| 59           | REPEAT            | REPEAT #lit15                         | Repeat Next Instruction lit15 + 1 times        | 1          | 1                          | None                    |
|              |                   | REPEAT Wn                             | Repeat Next Instruction (Wn) + 1 times         | 1          | 1                          | None                    |
| 60           | RESET             | RESET                                 | Software device Reset                          | 1          | 1                          | None                    |
| 61           | RETFIE            | RETFIE                                | Return from interrupt                          | 1          | 6 (5)                      | SFA                     |
| 62           | RETLW             | RETLW #lit10 ,Wn                      | Return with literal in Wn                      | 1          | 6 (5)                      | SFA                     |
| 63           | RETURN            | RETURN                                | Return from Subroutine                         | 1          | 6 (5)                      | SFA                     |
| 64           | RLC               | RLC f                                 | f = Rotate Left through Carry f                | 1          | 1                          | C,N,Z                   |
|              |                   | RLC f ,WREG                           | WREG = Rotate Left through Carry f             | 1          | 1                          | C,N,Z                   |
|              |                   | RLC Ws ,Wd                            | Wd = Rotate Left through Carry Ws              | 1          | 1                          | C,N,Z                   |
| 65           | RLNC              | RLNC f                                | f = Rotate Left (No Carry) f                   | 1          | 1                          | N,Z                     |
|              |                   | RLNC f ,WREG                          | WREG = Rotate Left (No Carry) f                | 1          | 1                          | N,Z                     |
|              |                   | RLNC Ws ,Wd                           | Wd = Rotate Left (No Carry) Ws                 | 1          | 1                          | N,Z                     |
| 66           | RRC               | RRC f                                 | f = Rotate Right through Carry f               | 1          | 1                          | C,N,Z                   |
|              |                   | RRC f ,WREG                           | WREG = Rotate Right through Carry f            | 1          | 1                          | C,N,Z                   |
|              |                   | RRC Ws ,Wd                            | Wd = Rotate Right through Carry Ws             | 1          | 1                          | C,N,Z                   |
| 67           | RRNC              | RRNC f                                | f = Rotate Right (No Carry) f                  | 1          | 1                          | N,Z                     |
|              |                   | RRNC f ,WREG                          | WREG = Rotate Right (No Carry) f               | 1          | 1                          | N,Z                     |
|              |                   | RRNC Ws ,Wd                           | Wd = Rotate Right (No Carry) Ws                | 1          | 1                          | N,Z                     |
| 68           | SAC               | SAC Acc ,#Slit4 ,Wdo <sup>(1)</sup>   | Store Accumulator                              | 1          | 1                          | None                    |
|              |                   | SAC.R Acc ,#Slit4 ,Wdo <sup>(1)</sup> | Store Rounded Accumulator                      | 1          | 1                          | None                    |
| 69           | SE                | SE Ws ,Wnd                            | Wnd = sign-extended Ws                         | 1          | 1                          | C,N,Z                   |
| 70           | SETM              | SETM f                                | f = 0xFFFF                                     | 1          | 1                          | None                    |
|              |                   | SETM WREG                             | WREG = 0xFFFF                                  | 1          | 1                          | None                    |
|              |                   | SETM Ws                               | Ws = 0xFFFF                                    | 1          | 1                          | None                    |
| 71           | SFTAC             | SFTAC Acc ,Wn <sup>(1)</sup>          | Arithmetic Shift Accumulator by (Wn)           | 1          | 1                          | OA,OB,OAB,<br>SA,SB,SAB |
|              |                   | SFTAC Acc ,#Slit6 <sup>(1)</sup>      | Arithmetic Shift Accumulator by Slit6          | 1          | 1                          | OA,OB,OAB,<br>SA,SB,SAB |

**Note 1:** These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

**2:** Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

**TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (I<sub>IDLE</sub>)**

| DC CHARACTERISTICS                                   |      |      | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |            |      |         |
|--|------|------|--|------------|------|---------|
| Parameter No.  | Typ. | Max. | Units  | Conditions |      |         |
| <b>Idle Current (I<sub>IDLE</sub>)<sup>(1)</sup></b> |      |      |  |            |      |         |
| DC40d  | 3    | 8    | mA   | -40°C      | 3.3V | 10 MIPS |
| DC40a  | 3    | 8    | mA   | +25°C      |      |         |
| DC40b  | 3    | 8    | mA   | +85°C      |      |         |
| DC40c  | 3    | 8    | mA   | +125°C     |      |         |
| DC42d  | 6    | 12   | mA   | -40°C      | 3.3V | 20 MIPS |
| DC42a  | 6    | 12   | mA   | +25°C      |      |         |
| DC42b  | 6    | 12   | mA   | +85°C      |      |         |
| DC42c  | 6    | 12   | mA   | +125°C     |      |         |
| DC44d  | 11   | 18   | mA   | -40°C      | 3.3V | 40 MIPS |
| DC44a  | 11   | 18   | mA   | +25°C      |      |         |
| DC44b  | 11   | 18   | mA   | +85°C      |      |         |
| DC44c  | 11   | 18   | mA   | +125°C     |      |         |
| DC45d  | 17   | 27   | mA   | -40°C      | 3.3V | 60 MIPS |
| DC45a  | 17   | 27   | mA   | +25°C      |      |         |
| DC45b  | 17   | 27   | mA   | +85°C      |      |         |
| DC45c  | 17   | 27   | mA   | +125°C     |      |         |
| DC46d  | 20   | 35   | mA   | -40°C      | 3.3V | 70 MIPS |
| DC46a  | 20   | 35   | mA   | +25°C      |      |         |
| DC46b  | 20   | 35   | mA   | +85°C      |      |         |

**Note 1:** Base Idle current (I<sub>IDLE</sub>) is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

**TABLE 30-39: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)  
TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |   | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |                     |      |       |                                |
|--------------------|-----------------------|---|--|---------------------|------|-------|--------------------------------|
| Param.             | Symbol                | Characteristic <sup>(1)</sup>                 | Min.   | Typ. <sup>(2)</sup> | Max. | Units | Conditions                     |
| SP70               | FscP                  | Maximum SCK2 Input Frequency                  | —  | —                   | 15   | MHz   | (Note 3)                       |
| SP72               | TscF                  | SCK2 Input Fall Time                          | —  | —                   | —    | ns    | See Parameter DO32<br>(Note 4) |
| SP73               | TscR                  | SCK2 Input Rise Time                          | —  | —                   | —    | ns    | See Parameter DO31<br>(Note 4) |
| SP30               | TdoF                  | SDO2 Data Output Fall Time                    | —  | —                   | —    | ns    | See Parameter DO32<br>(Note 4) |
| SP31               | TdoR                  | SDO2 Data Output Rise Time                    | —  | —                   | —    | ns    | See Parameter DO31<br>(Note 4) |
| SP35               | TscH2doV,<br>TscL2doV | SDO2 Data Output Valid after<br>SCK2 Edge     | —  | 6                   | 20   | ns    |                                |
| SP36               | TdoV2scH,<br>TdoV2scL | SDO2 Data Output Setup to<br>First SCK2 Edge  | 30   | —                   | —    | ns    |                                |
| SP40               | TdiV2scH,<br>TdiV2scL | Setup Time of SDI2 Data Input<br>to SCK2 Edge | 30   | —                   | —    | ns    |                                |
| SP41               | TscH2diL,<br>TscL2diL | Hold Time of SDI2 Data Input<br>to SCK2 Edge  | 30   | —                   | —    | ns    |                                |
| SP50               | TssL2scH,<br>TssL2scL | SS2 ↓ to SCK2 ↑ or SCK2 ↓<br>Input            | 120  | —                   | —    | ns    |                                |
| SP51               | TssH2doZ              | SS2 ↑ to SDO2 Output<br>High-Impedance        | 10   | —                   | 50   | ns    | (Note 4)                       |
| SP52               | TscH2ssH<br>TscL2ssH  | SS2 ↑ after SCK2 Edge                         | 1.5 TCY + 40   | —                   | —    | ns    | (Note 4)                       |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

**4:** Assumes 50 pF load on all SPI2 pins.

## 31.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40°C to +150°C are identical to those shown in **Section 30.0 “Electrical Characteristics”** for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 30.0 “Electrical Characteristics”** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### Absolute Maximum Ratings<sup>(1)</sup>

|   |                       |
|---|-----------------------|
| Ambient temperature under bias <sup>(2)</sup> .....                                     | -40°C to +150°C       |
| Storage temperature .....   | -65°C to +160°C       |
| Voltage on VDD with respect to Vss .....  | -0.3V to +4.0V        |
| Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(3)</sup> .....     | -0.3V to (VDD + 0.3V) |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(3)</sup> ..... | -0.3V to 3.6V         |
| Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 3.0V <sup>(3)</sup> ..... | -0.3V to 5.5V         |
| Maximum current out of Vss pin .....  | 60 mA                 |
| Maximum current into VDD pin <sup>(4)</sup> .....                                       | 60 mA                 |
| Maximum junction temperature .....  | +155°C                |
| Maximum current sourced/sunk by any 4x I/O pin .....                                    | 10 mA                 |
| Maximum current sourced/sunk by any 8x I/O pin .....                                    | 15 mA                 |
| Maximum current sunk by all ports combined .....  | 70 mA                 |
| Maximum current sourced by all ports combined <sup>(4)</sup> .....                      | 70 mA                 |

**Note 1:** Stresses above those listed under “Absolute Maximum Ratings” can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

**2:** AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.

**3:** Refer to the “**Pin Diagrams**” section for 5V tolerant pins.

**4:** Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).

|   |          |
|---|----------|
| ECAN Module   |          |
| Control Registers                                   | 290      |
| Modes of Operation                                  | 289      |
| Overview  | 287      |
| Resources   | 289      |
| Electrical Characteristics                          | 401      |
| AC  | 413, 471 |
| Enhanced CAN (ECAN) Module                          | 287      |
| Equations   |          |
| Device Operating Frequency                          | 154      |
| FPLL0 Calculation                                   | 154      |
| Fvco Calculation                                    | 154      |
| Errata  | 23       |
| <b>F</b>  |          |
| Filter Capacitor (CEFC) Specifications              | 403      |
| Flash Program Memory                                | 119      |
| Control Registers                                   | 120      |
| Programming Operations                              | 120      |
| Resources   | 120      |
| RTSP Operation                                      | 120      |
| Table Instructions                                  | 119      |
| Flexible Configuration                              | 379      |
| <b>G</b>  |          |
| Guidelines for Getting Started                      | 29       |
| Application Examples                                | 32       |
| Basic Connection Requirements                       | 29       |
| CPU Logic Filter Capacitor Connection (VCAP)        | 30       |
| Decoupling Capacitors                               | 29       |
| External Oscillator Pins                            | 31       |
| ICSP Pins   | 31       |
| Master Clear (MCLR) Pin                             | 30       |
| Oscillator Value Conditions on Start-up             | 32       |
| Unused I/Os   | 32       |
| <b>H</b>  |          |
| High-Speed PWM                                      | 225      |
| Control Registers                                   | 230      |
| Faults  | 225      |
| Resources   | 229      |
| High-Temperature Electrical Characteristics         | 467      |
| Absolute Maximum Ratings                            | 467      |
| <b>I</b>  |          |
| I/O Ports   | 173      |
| Helpful Tips  | 181      |
| Parallel I/O (PIO)                                  | 173      |
| Resources   | 182      |
| Write/Read Timing                                   | 174      |
| In-Circuit Debugger                                 | 386      |
| In-Circuit Emulation                                | 379      |
| In-Circuit Serial Programming (ICSP)                | 379, 386 |
| Input Capture                                       | 213      |
| Control Registers                                   | 215      |
| Resources   | 214      |
| Input Change Notification (ICN)                     | 174      |
| Instruction Addressing Modes                        | 112      |
| File Register Instructions                          | 112      |
| Fundamental Modes Supported                         | 112      |
| MAC Instructions                                    | 113      |
| MCU Instructions                                    | 112      |
| Move and Accumulator Instructions                   | 113      |
| Other Instructions                                  | 113      |
| Instruction Set                                     |          |
| Overview  | 390      |
| Summary   | 387      |
| Symbols Used in Opcode Descriptions                 | 388      |
| Inter-Integrated Circuit ( $\text{I}^2\text{C}$ )   | 273      |
| Control Registers                                   | 276      |
| Resources   | 275      |
| Internal RC Oscillator                              |          |
| Use with WDT  | 385      |
| Internet Address                                    | 524      |
| Interrupt Controller                                |          |
| Control and Status Registers                        | 131      |
| INTCON1   | 131      |
| INTCON2   | 131      |
| INTCON3   | 131      |
| INTCON4   | 131      |
| INTTREG   | 131      |
| Interrupt Vector Details                            | 129      |
| Interrupt Vector Table (IVT)                        | 127      |
| Reset Sequence                                      | 127      |
| Resources   | 131      |
| <b>J</b>  |          |
| JTAG Boundary Scan Interface                        | 379      |
| JTAG Interface                                      | 386      |
| <b>M</b>  |          |
| Memory Maps   |          |
| Extended Data Space                                 | 109      |
| Memory Organization                                 | 45       |
| Resources   | 62       |
| Microchip Internet Web Site                         | 524      |
| Modulo Addressing                                   |          |
| Applicability                                       | 115      |
| Operation Example                                   | 114      |
| Start and End Address                               | 114      |
| W Address Register Selection                        | 114      |
| MPLAB Assembler, Linker, Librarian                  | 398      |
| MPLAB ICD 3 In-Circuit Debugger                     | 399      |
| MPLAB PM3 Device Programmer                         | 399      |
| MPLAB REAL ICE In-Circuit Emulator System           | 399      |
| MPLAB X Integrated Development Environment Software | 397      |
| MPLAB X SIM Software Simulator                      | 399      |
| MPLIB Object Librarian                              | 398      |
| MPLINK Object Linker                                | 398      |
| <b>O</b>  |          |
| Op Amp  |          |
| Application Considerations                          | 358      |
| Configuration A                                     | 358      |
| Configuration B                                     | 359      |
| Op Amp/Comparator                                   |          |
| Control Registers                                   | 360      |
| Resources   | 359      |
| Open-Drain Configuration                            | 174      |
| Oscillator  |          |
| Control Registers                                   | 156      |
| Resources   | 155      |
| Output Compare                                      |          |
| Control Registers                                   | 221      |
| Resources   | 220      |

|   |            |
|---|------------|
| TyCON (Timer3 and Timer5 Control).....  | 211        |
| UxMODE (UARTx Mode).....  | 283        |
| UxSTA (UARTx Status and Control).....   | 285        |
| VEL1CNT (Velocity Counter 1).....   | 259        |
| <b>Resets.....</b>  | <b>123</b> |
| Brown-out Reset (BOR).....  | 123        |
| Configuration Mismatch Reset (CM).....  | 123        |
| Illegal Condition Reset (IOPUWR).....   | 123        |
| Illegal Opcode.....   | 123        |
| Security.....   | 123        |
| Uninitialized W Register.....   | 123        |
| Master Clear (MCLR) Pin Reset.....  | 123        |
| Power-on Reset (POR).....   | 123        |
| RESET Instruction (SWR).....  | 123        |
| Resources.....  | 124        |
| Trap Conflict Reset (TRAPR).....  | 123        |
| Watchdog Timer Time-out Reset (WDTO).....   | 123        |
| Resources Required for Digital PFC.....   | 32, 34     |
| Revision History .....  | 507        |
| <b>S</b>  |            |
| Serial Peripheral Interface (SPI) .....   | 265        |
| Software Stack Pointer (SSP).....   | 111        |
| Special Features of the CPU .....   | 379        |
| <b>SPI</b>  |            |
| Control Registers .....   | 268        |
| Helpful Tips .....  | 267        |
| Resources .....   | 267        |
| <b>T</b>  |            |
| Temperature and Voltage Specifications  |            |
| AC .....  | 413, 471   |
| Thermal Operating Conditions .....  | 402        |
| Thermal Packaging Characteristics .....   | 402        |
| Timer1 .....  | 203        |
| Control Register .....  | 205        |
| Resources .....   | 204        |
| Timer2/3 and Timer4/5.....  | 207        |
| Control Registers .....   | 210        |
| Resources .....   | 209        |
| Timing Diagrams   |            |
| 10-Bit ADC Conversion (CHPS<1:0> = 01,<br>SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000,<br>SSRCG = 0).....                     | 464        |
| 10-Bit ADC Conversion (CHPS<1:0> = 01,<br>SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,<br>SSRCG = 0, SAMC<4:0> = 00010) ..... | 464        |
| 12-Bit ADC Conversion (ASAM = 0,<br>SSRC<2:0> = 000, SSRCG = 0) .....   | 462        |
| BOR and Master Clear Reset .....  | 416        |
| ECANx I/O .....   | 454        |
| External Clock .....  | 414        |
| High-Speed PWMx Fault .....   | 422        |
| High-Speed PWMx Module.....   | 422        |
| I/O Characteristics .....   | 416        |
| I2Cx Bus Data (Master Mode) .....   | 450        |
| I2Cx Bus Data (Slave Mode) .....  | 452        |
| I2Cx Bus Start/Stop Bits (Master Mode).....   | 450        |
| I2Cx Bus Start/Stop Bits (Slave Mode).....  | 452        |
| Input Capture x (ICx) .....   | 420        |
| OCx/PWMx .....  | 421        |
| Output Compare x (OCx).....   | 421        |
| QEA/QEB Input .....   | 424        |
| QEI Module Index Pulse .....  | 425        |
| <b>SPI1</b> Master Mode (Full-Duplex, CKE = 0,<br>CKP = x, SMP = 1) .....   | 441        |
| <b>SPI1</b> Master Mode (Full-Duplex, CKE = 1,<br>CKP = x, SMP = 1) .....   | 440        |
| <b>SPI1</b> Master Mode (Half-Duplex, Transmit Only,<br>CKE = 0).....   | 438        |
| <b>SPI1</b> Master Mode (Half-Duplex, Transmit Only,<br>CKE = 1).....   | 439        |
| <b>SPI1</b> Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 0, SMP = 0) .....  | 448        |
| <b>SPI1</b> Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 1, SMP = 0) .....  | 446        |
| <b>SPI1</b> Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 0, SMP = 0) .....  | 442        |
| <b>SPI1</b> Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 1, SMP = 0) .....  | 444        |
| <b>SPI2</b> Master Mode (Full-Duplex, CKE = 0,<br>CKP = x, SMP = 1) .....   | 429        |
| <b>SPI2</b> Master Mode (Full-Duplex, CKE = 1,<br>CKP = x, SMP = 1) .....   | 428        |
| <b>SPI2</b> Master Mode (Half-Duplex, Transmit Only,<br>CKE = 0).....   | 426        |
| <b>SPI2</b> Master Mode (Half-Duplex, Transmit Only,<br>CKE = 1).....   | 427        |
| <b>SPI2</b> Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 0, SMP = 0) .....  | 436        |
| <b>SPI2</b> Slave Mode (Full-Duplex, CKE = 0,<br>CKP = 1, SMP = 0) .....  | 434        |
| <b>SPI2</b> Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 0, SMP = 0) .....  | 430        |
| <b>SPI2</b> Slave Mode (Full-Duplex, CKE = 1,<br>CKP = 1, SMP = 0) .....  | 432        |
| Timer1-Timer5 External Clock .....  | 418        |
| TimerQ (QEI Module) External Clock .....  | 423        |
| UARTx I/O .....   | 454        |
| <b>U</b>  |            |
| Universal Asynchronous Receiver<br>Transmitter (UART) .....   | 281        |
| Control Registers.....  | 283        |
| Helpful Tips.....   | 282        |
| Resources .....   | 282        |
| User ID Words .....   | 384        |
| <b>V</b>  |            |
| Voltage Regulator (On-Chip) .....   | 384        |
| <b>W</b>  |            |
| Watchdog Timer (WDT).....   | 379, 385   |
| Programming Considerations .....  | 385        |
| WWW Address .....   | 524        |
| WWW, On-Line Support .....  | 23         |