

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep64gp204-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

3.6.1 KEY RESOURCES

- "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR		US1 ⁽¹⁾	US0 ⁽¹⁾	EDT ^(1,2)	DL2 ⁽¹⁾	DL1 ⁽¹⁾	DL0 ⁽¹⁾
bit 15							bit 8
							
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA(1)	SATB	SATDW ⁽¹⁾	ACCSAT(1)	IPL3(3)	SFA	RND ⁽¹⁾	IF ⁽¹⁾
bit 7							bit 0
Legend:		C - Clearable	hit				
R = Reada	hle hit	W = Writable	hit	U = Unimple	mented hit read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
			1				
bit 15	VAR: Variable	e Exception Pro	ocessing Later	ncy Control bit			
	1 = Variable e	exception proce	essing latency	is enabled			
	0 = Fixed exc	eption process	ing latency is	enabled			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13-12	US<1:0>: DS	P Multiply Uns	igned/Signed (Control bits ⁽¹⁾			
	11 = Reserve	ed nine multiplies	are mixed sign	,			
	01 = DSP eng	gine multiplies	are unsigned	1			
	00 = DSP eng	gine multiplies	are signed				
bit 11	EDT: Early DO	D Loop Termina	ation Control bi	it(1,2)			
	1 = Terminate 0 = No effect	es executing DO	loop at end o	f current loop	iteration		
bit 10-8	DL<2:0>: DO	Loop Nesting I	Level Status bi	ts ⁽¹⁾			
	111 = 7 do lo	ops are active					
	•						
	•						
	001 = 1 DO IO	on is active					
	000 = 0 DO lo	ops are active					
bit 7	SATA: ACCA	Saturation En	able bit ⁽¹⁾				
	1 = Accumula 0 = Accumula	ator A saturatio ator A saturatio	n is enabled n is disabled				
bit 6	SATB: ACCB	Saturation En	able bit ⁽¹⁾				
	1 = Accumula	ator B saturatio	n is enabled				
	0 = Accumula	ator B saturatio	n is disabled				
bit 5	SATDW: Data	a Space Write f	from DSP Eng	ine Saturation	Enable bit ⁽¹⁾		
	1 = Data Space	ce write satura ce write satura	tion is enabled tion is disabled	1			
bit 4	ACCSAT: Acc	cumulator Satu	ration Mode S	elect bit ⁽¹⁾			
	1 = 9.31 satu	ration (super sa	aturation)				
	0 = 1.31 satu	ration (normal	saturation)				
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3 (3)			
	1 = CPU Inter	rrupt Priority Le	evel is greater	than 7			
	0 = CPU inter	riupt Priority Le	evel is / or less	5			
Note 1: 2:	This bit is available This bit is always r	e on dsPIC33E read as '0'.	PXXXMC20X/	50X and dsPI	C33EPXXXGP	50X devices on	ly.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC23	086E	—	F	PWM2IP<2:	0>	_	F	WM1IP<2:	:0>	_	_	—	_	_		_		4400
IPC24	0870	—	_	_	—	_	—	—	—	_	—	—		_	F	PWM3IP<2:0>		0004
IPC35	0886	—		JTAGIP<2:0)>	_		ICDIP<2:0	>	_	—	—		_	-	—		4400
IPC36	0888	—		PTG0IP<2:0)>	_	PT	GWDTIP<	2:0>	—	P	TGSTEPIP<2	:0>	_		_		4440
IPC37	088A	—	—		_	_	F	PTG3IP<2:	0>	—		PTG2IP<2:0>	•	_	-	PTG1IP<2:0>		0444
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	—	—	—	_	—	—		_	INT2EP	INT1EP	INT0EP	8000
INTCON3	08C4	—	—		_	_	—	—	—	_	—	DAE	DOOVR	_		_		0000
INTCON4	08C6	_	_		_	_	_	_	_	_	_	_	_	_	_	_	SGHT	0000
INTTREG	08C8	_	_		_		ILR<	3:0>		VECNUM<7:0> 00					0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- · Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

FIGURE 7-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X INTERRUPT VECTOR TABLE



11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs. In comparison, some digital-only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I^2C^{TM} and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheralselectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-17). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices support virtual (internal) connections to the output of the op amp/ comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module"), and the PTG module (see Section 24.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support virtual connections to the filtered QEI module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)".

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEI module allows peripherals to be connected to the QEI digital filter input. To utilize this filter, the QEI module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEI digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43 OF THE dsPIC33EPXXXMC206 DEVICE

RPINR15 = 0x2500;	/* Connect the QEI1 HOME1 input to RP37 (pin 43) */
RPINR7 = 0x009;	/* Connect the IC1 input to the digital filter on the FHOME1 input */
QEI1IOC = 0x4000;	/* Enable the QEI digital filter */
QEI1CON = 0x8000;	/* Enable the QEI module */

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_				IC4R<6:0>						
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_				IC3R<6:0>						
bit 7							bit 0			
Legend:										
R = Readat	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15	Unimpleme	ented: Read as '	0'							
bit 14-8	IC4R<6:0>: (see Table 2	Assign Input Ca	pture 4 (IC4) selection nu) to the Correspo mbers)	onding RPn P	in bits				
	1111001 =	Input tied to RPI	121							
	•									
	•									
	0000001 =	Input tied to CM	P1							
bit 7		nput tied to vss	, 0,							
bit 6-0		Assign Input Ca	o unture 3 (IC3)) to the Correspo	ondina RPn P	in hits				
bit 0 0	(see Table 1	(see Table 11-2 for input pin selection numbers)								
	1111001 =	Input tied to RPI	121	,						
	•									
	0000001 =	Input tied to CM	P1							
	0000000 =	Input tied to Vss	5							

REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- "Quadrature Encoder Interface" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾ bit 4-2 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1 000 = Secondary prescale 8:1 bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode)⁽³⁾ 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both primary and secondary prescalers to the value of 1:1.

21.0 ENHANCED CAN (ECAN™) MODULE (dsPIC33EPXXXGP/ MC50X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Enhanced Controller Area Network (ECAN™)" (DS70353) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGP/MC50X devices contain one ECAN module.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The ECAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (Standard/Extended Identifier)
 acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to Input Capture (IC2) module for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers. NOTES:

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4 ⁽¹⁾	SAMC3 ⁽¹⁾	SAMC2 ⁽¹⁾	SAMC1 ⁽¹⁾	SAMC0 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7(2	²⁾ ADCS6 ⁽²⁾	ADCS5 ⁽²⁾	ADCS4 ⁽²⁾	ADCS3 ⁽²⁾	ADCS2 ⁽²⁾	ADCS1 ⁽²⁾	ADCS0 ⁽²⁾
bit 7							bit 0
Legend:							
R = Reada		vv = vvritable t	DIT		nented bit, read		
-n = value	at POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	ared	x = Bit is unkr	nown
bit 15	ADRC: ADC1 1 = ADC inter 0 = Clock deri	Conversion Cl nal RC clock ved from syste	ock Source bit m clock	:			
bit 14-13	Unimplement	ted: Read as '0	3				
bit 12-8	SAMC<4:0>:	Auto-Sample T	ime bits ⁽¹⁾				
	11111 = 31 T. • • • • • •	AD					
hit 7 0	00000 = 0 IA		ion Clock Colo	at hita(2)			
Dit 7-0	ADC3<7.051 11111111 = -	TP • (ADCS<7: TP • (ADCS<7: TP • (ADCS<7: TP • (ADCS<7: TP • (ADCS<7:	0> + 1) = TP • 0> + 1) = TP • 0> + 1) = TP • 0> + 1) = TP •	256 = TAD 3 = TAD 2 = TAD 1 = TAD			
Note 1: 2:	This bit is only use This bit is not used	d if SSRC<2:0> if ADRC (AD10	· (AD1CON1< CON3<15>) =	7:5>) = 111 ar 1.	nd SSRCG (AD	1CON1<4>) =	0.

REGISTER 23-3: AD1CON3: ADC1 CONTROL REGISTER 3

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 10 = Single level detect with Step delay executed on exit of command
 - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- **2:** This bit is only used with the PTGCTRL step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.







27.2 User ID Words

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices contain four User ID Words, located at addresses, 0x800FF8 through 0x800FFE. The User ID Words can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.

The User ID Words register map is shown in Table 27-3.

TABLE 27-3:USER ID WORDS REGISTER
MAP

File Name	Address	Bits 23-16	Bits 15-0
FUID0	0x800FF8	—	UID0
FUID1	0x800FFA	—	UID1
FUID2	0x800FFC	—	UID2
FUID3	0x800FFE	—	UID3

Legend: — = unimplemented, read as '1'.

27.3 On-Chip Voltage Regulator

All of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family incorporate an onchip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-5 located in **Section 30.0 "Electrical Characteristics"**.

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE

REGULATOR^(1,2,3)



27.4 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 30-22 of **Section 30.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

Field	Description
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS ((CONTINUED)

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions:3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
CTMU Current Source								
CTMUI1	IOUT1	Base Range ⁽¹⁾	0.29	_	0.77	μA	CTMUICON<9:8> = 01	
CTMUI2	IOUT2	10x Range ⁽¹⁾	3.85	—	7.7	μA	CTMUICON<9:8> = 10	
CTMUI3	IOUT3	100x Range ⁽¹⁾	38.5	—	77	μA	CTMUICON<9:8> = 11	
CTMUI4	IOUT4	1000x Range ⁽¹⁾	385	—	770	μA	CTMUICON<9:8> = 00	
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	_	0.598		V	TA = +25°C, CTMUICON<9:8> = 01	
			-	0.658		V	TA = +25°C, CTMUICON<9:8> = 10	
			-	0.721		V	TA = +25°C, CTMUICON<9:8> = 11	
CTMUFV2	VFVR	Temperature Diode Rate of Change ^(1,2,3)	_	-1.92	_	mV/ºC	CTMUICON<9:8> = 01	
			_	-1.74	_	mV/ºC	CTMUICON<9:8> = 10	
			_	-1.56	_	mV/ºC	CTMUICON<9:8> = 11	

TABLE 30-56: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing.

3: Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC configured for 10-bit mode
- ADC module configured for conversion speed of 500 ksps
- All PMDx bits are cleared (PMDx = 0)
- Executing a while(1) statement
- · Device operating from the FRC with no PLL

INDEX

Α

Absolute Maximum Ratings 40	01
AC Characteristics	71
10-Bit ADC Conversion Requirements46	65
12-Bit ADC Conversion Requirements 46	63
ADC Module4	59
ADC Module (10-Bit Mode)	73
ADC Module (12-Bit Mode)	73
Capacitive Loading Requirements on	
Output Pins4	13
DMA Module Requirements46	65
ECANx I/O Requirements4	54
External Clock	14
High-Speed PWMx Requirements42	22
I/O Timing Requirements4	16
I2Cx Bus Data Requirements (Master Mode) 45	51
I2Cx Bus Data Requirements (Slave Mode)	53
Input Capture x Requirements	20
Internal FRC Accuracy4	15
Internal LPRC Accuracy4	15
Internal RC Accuracy	72
Load Conditions	71
OCx/PWMx Mode Requirements	21
Op Amp/Comparator Voltage Reference	
Settling Time Specifications	57
Output Compare x Requirements	21
PLL Clock	71
QEI External Clock Requirements42	23
QEI Index Pulse Requirements42	25
Quadrature Decoder Requirements42	24
Reset, Watchdog Timer, Oscillator Start-up Timer.	
Power-up Timer Requirements 4	4 - 7
	17
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x.	17
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements	41
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements	41
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44	41 40
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements	41 40
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements	41 40 39
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) 44 SPI1 Master Mode (Half-Duplex, Transmit Only) 44 SPI1 Master Mode (Half-Duplex, Transmit Only) 44	41 40 39 38
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 45 SPI1 Maximum Data/Clock Rate Summary 45 SPI1 Maximum Data/Clock Rate Summary 45 SPI1 Slave Mode (Full-Duplex, CKE = 0, 45	41 40 39 38
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44	41 40 39 38 49
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, 44	41 40 39 38 49
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44	41 40 39 38 49 47
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, 44	41 40 39 38 49 47
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44	41 40 39 38 49 47 43
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, 44	41 40 39 38 49 47 43
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44	 41 40 39 38 49 47 43 45
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM 44	 41 40 39 38 49 47 43 45 49
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 44	 41 40 39 38 49 47 43 45 49 29
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, 44	 41 40 39 38 49 47 43 45 49 29
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44	 17 41 40 39 38 49 47 43 45 49 29 28
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44	41 40 39 38 49 47 43 45 49 429 28
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Maximum Data/Clock Rate Summary 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 44 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 44 SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements 44	 41 40 39 38 49 47 43 45 49 47 28 27
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44	 17 41 40 39 38 49 47 43 45 47 43 45 429 28 27 26
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Master Mode (Half-Duplex, CKE = 0,44SPI2 Maximum Data/Clock Rate Summary44SPI2 Maximum Data/Clock Rate Summary44SPI2 Slave Mode (Full-Duplex, CKE = 0,44	17 41 40 39 38 49 47 43 45 47 43 45 429 28 27 26
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Maximum Data/Clock Rate Summary44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44	 17 41 40 39 38 49 47 43 45 47 43 45 47 28 27 26 37
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Maximum Data/Clock Rate Summary44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMSPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMSPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SM <td> 17 41 40 39 38 49 47 43 45 49 28 27 26 37 49 </td>	 17 41 40 39 38 49 47 43 45 49 28 27 26 37 49
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SM = 0) Requirements44	 41 40 39 38 49 47 43 45 47 43 45 47 28 27 28 27 26 37 47
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, Transmit Only) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SM = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SM = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1,44	17 41 40 39 38 49 47 43 45 47 43 45 19 28 27 26 37 19 35
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44	17 41 40 39 38 49 47 43 45 47 43 45 1P 28 27 26 37 1P 35 31
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements44SPI1 Maximum Data/Clock Rate Summary44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements44SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements44SPI2 Slave Mode (Full-Duplex, CKE = 1, <td>17 41 40 39 38 49 47 43 45 49 47 43 45 49 28 27 28 27 26 37 49 35 31</td>	17 41 40 39 38 49 47 43 45 49 47 43 45 49 28 27 28 27 26 37 49 35 31

Timer1 External Clock Requirements	418
Timer2/Timer4 External Clock Requirements	419
Timer3/Timer5 External Clock Requirements	419
UARTx I/O Requirements	454
ADC	
Control Registers	325
Helpful Tips	324
Key Features	321
Resources	324
Arithmetic Logic Unit (ALU)	44
Assembler	
MPASM Assembler	398
D	
Bit-Reversed Addressing	115
Example	116
Implementation	115
Sequence Table (16-Entry)	116
Block Diagrams	
Data Access from Program Space	
Address Generation	117
16-Bit Timer1 Module	203
ADC Conversion Clock Period	323
ADC with Connection Options for ANX Pins	
and Op Amps	322
Arbiter Architecture	110
BEMF Voltage Measurement Using ADC	34
Boost Converter Implementation	32
CALL Stack Frame	111
Comparator (Module 4)	350
Connections for On-Chip Voltage Regulator	384
CPU Core	00 170
CRC Module	3/3
	374
Digital Filter Interconnect	310
	1/10
DMA Controller Medule	191
	139 50¥
and PIC24EPXXXCP/MC20X	07 25
	20 288
EDS Read Address Generation	200
EDS Write Address Generation	106
Example of MCLR Pin Connections	100
High-Speed PWMx Architectural Overview	00
High-Speed PWMx Register Interconnection	228
I2Cx Module	220
Input Capture x	213
Interleaved PEC	210
Multiphase Synchronous Buck Converter	33
Multiplexing Remappable Output for RPn	180
Op Amp Configuration A.	
Op Amp Configuration B.	
Op Amp/Comparator Voltage Reference Module.	356
Op Amp/Comparator x (Modules 1. 2. 3)	355
Oscillator System	153
Output Compare x Module	219
PLL	154
Programmer's Model	38
PTG Module	338
Quadrature Encoder Interface	250
Recommended Minimum Connection	30