

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 9x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24ep64gp204t-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Program Memory" (DS70613) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.


4.1 Program Address Space

The program address memory space of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space.

The program memory maps, which are presented by device family and memory size, are shown in Figure 4-1 through Figure 4-5.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X AND PIC24EP32GP/MC20X DEVICES



4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXXGP/MC20X devices.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

4.3.1 KEY RESOURCES

- "Program Memory" (DS70613) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

IABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP																		
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	—	-	OCSIDL	C	CTSEL<2:0)>	—	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC1RS	0904							Outp	out Compare	e 1 Seconda	ary Register							xxxx
OC1R	0906								Output Co	mpare 1 Re	gister							xxxx
OC1TMR	0908								Timer V	alue 1 Regi	ster							xxxx
OC2CON1	090A	_	—	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC2CON2	090C	FLTMD	LTMD FLTOUT FLTRIEN OCINV OC32 OCTRIG TRIGSTAT OCTRIS SYNCSEL<4:0> 00						000C									
OC2RS	090E		Output Compare 2 Secondary Register x:									xxxx						
OC2R	0910								Output Co	mpare 2 Re	gister							xxxx
OC2TMR	0912								Timer V	alue 2 Regi	ster							xxxx
OC3CON1	0914	_	—	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register							xxxx
OC3R	091A								Output Co	mpare 3 Re	gister							xxxx
OC3TMR	091C								Timer V	alue 3 Regi	ster							xxxx
OC4CON1	091E	_	—	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE		OCM<2:0>		0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYN	NCSEL<4:0	>		000C
OC4RS	0922							Outp	out Compare	e 4 Seconda	ary Register							xxxx
OC4R	0924								Output Co	mpare 4 Re	gister							xxxx
OC4TMR	0926								Timer V	alue 4 Regi	ster							xxxx

TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
ROI	DOZE2 ⁽¹⁾	DOZE1 ⁽¹⁾	DOZE0 ⁽¹⁾	DOZEN ^(2,3)	FRCDIV2	FRCDIV1	FRCDIV0				
bit 15			•				bit 8				
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PLLPOST1	PLLPOST0	—	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0				
bit 7							bit (
Legend:											
R = Readable		W = Writable		-	nented bit, read						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
h:+ 45		on Interview h									
bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit											
		s have no effect		EN bit							
bit 14-12	•	Processor Clo									
	111 = Fcy div										
	110 = FCY divided by 64										
	101 = Fcy divided by 32										
	100 = Fcy divided by 16 011 = Fcy divided by 8 (default)										
	010 = Fcy divided by 4										
	001 = FCY divided by 2										
	000 = Fcy div	•									
bit 11		e Mode Enable									
					pheral clocks a	nd the process	or clocks				
		-	-	ratio is forced to							
bit 10-8			RC Oscillator	r Postscaler bit	S						
	111 = FRC divided by 256 110 = FRC divided by 64										
	100 = FRC divided by 64 101 = FRC divided by 32										
	100 = FRC divided by 16										
	011 = FRC divided by 8										
	010 = FRC divided by 4										
	001 = FRC divided by 2 000 = FRC divided by 1 (default)										
bit 7-6	PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler)										
	11 = Output divided by 8										
	10 = Reserved										
		livided by 4 (de	efault)								
bit 5	00 = Output d	ted: Read as '	o'								
	•										
	e DOZE<2:0> b ZE<2:0> are ig		written to whe	en the DOZEN	bit is clear. If D	OZEN = 1, any	writes to				
2: This	s bit is cleared	when the ROI I	oit is set and a	an interrupt occ	urs.						
	DOJENUS				~ ~		<i>.</i>				

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER

The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER	TU-5: PIVID6	. PERIPHER		DISABLE C	UNIROL RE	GISIER 6	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PWM3MD ⁽¹⁾	PWM2MD ⁽¹⁾	PWM1MD ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	l as '0'		
-n = Value a	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is			iown
bit 15-11	Unimplement	ted: Read as '	כ'				
bit 10	PWM3MD: P\	NM3 Module D	isable bit ⁽¹⁾				
	1 = PWM3 mo	odule is disable	ed				
	0 = PWM3 mo	odule is enable	d				
bit 9	PWM2MD: P\	NM2 Module D	isable bit ⁽¹⁾				
	1 = PWM2 module is disabled						
	0 = PWM2 mo	odule is enable	d				
bit 8	PWM1MD: P\	NM1 Module D	isable bit ⁽¹⁾				
		odule is disable					
	0 = PWM1 mo	odule is enable	d				
bit 7-0	Unimplement	ted: Read as '	כ'				

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

Note 1: This bit is available on dsPIC33EPXXXMC50X/20X and PIC24EPXXXMC20X devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	•				•		bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				OCFAR<6:0>	>		
bit 7	•						bit 0
Leaend:							

REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High register
- 32-Bit Position Compare Low register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEI block diagram.

17.2 QEI Control Registers

	REGISTER 17-1:	QEI1CON: QEI1 CONTROL REGISTER
--	----------------	--------------------------------

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7											
bit 15 bit 2 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 - intdividue W= Writable bit U = Unimplemented bit, read as '0' bit 15 GEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 13 GEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD-2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 100 = Modulo Count mode for position counter 100 = Next index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event initializes position counter with contents of QEI1IC register 100 = Index input event dees not affect position coun	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - INTDIV2 ⁽³⁾ INTDIV1 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 0 Dit 7 Dit 7 Dit 7 Dit 7 Dit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' Dit 7 en value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to Dit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode Di Continues module operation on In Idle mode Dit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 100 = Modulo Count mode for position counter 101 = Resets the position counter 101 = Resets the position counter with contents of QEI1IC register 101 = Resets the position counter when the position counter with contents of QEI1IC register 000 = Index input e	QEIEN	_	QEISIDL	PIMOD2 ⁽¹⁾	PIMOD1 ⁽¹⁾	PIMOD0 ⁽¹⁾	IMV1 ⁽²⁾	IMV0 ⁽²⁾			
- INTDIV2 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation unter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 10 = Next index input event frees the position counter 111 = Reserved 112 = Rise index input event mees the position counter 11 = First index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event mees the position counter 10 = Next ind	bit 15							bit 8			
- INTDIV2 ⁽³⁾ INTDIV0 ⁽³⁾ CNTPOL GATEN CCM1 CCM0 bit 7 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit 0 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' Bit is cleared x = Bit is unknown bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation unter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 10 = Next index input event frees the position counter 111 = Reserved 112 = Rise index input event mees the position counter 11 = First index event after home event initializes position counter with contents of QEI1IC register 100 = Next index input event mees the position counter 10 = Next ind											
bit 7 bit 0 Legend: W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' 0 = Continues module operation when device enters Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD-2:0-: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Resets the position counter 101 = Resets the position counter when the position counter with contents of QEI1IC register 101 = Nexet input event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter 011 = Every index input event resets the position counter 012 = Nease B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 <t< td=""><td>U-0</td><td></td><td></td><td></td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td></t<>	U-0				R/W-0	R/W-0	R/W-0	R/W-0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 0 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to 0 bit 14 Unimplemented: Read as '0' 0 bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 11 = Reserved 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 101 = First index vent after home event initializes position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 010 = Next index input event does not affect position counter 001 = Every index input event after home event initializes position counter with contents of QEI1IC register		INTDIV2 ⁽³⁾	INTDIV1 ⁽³⁾	INTDIV0 ⁽³⁾	CNTPOL	GATEN	CCM1				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is cleared x = Bit is unknown bit 15 QEISIDL: QEI Stop in Idle Mode bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' East as '0' East as '0' East as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter 101 = Reserved III = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes position counter with contents of QEI1IC register 102 = Mext index input event does not affect position counter 01 = Phase	bit 7							bit 0			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' In = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is cleared x = Bit is unknown bit 15 QEISIDL: QEI Stop in Idle Mode bit 1 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' East as '0' East as '0' East as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI1IC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter 101 = Reserved III = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes position counter with contents of QEI1IC register 102 = Mext index input event does not affect position counter 01 = Phase	Logondy										
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is unknown bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Bit is unknown bit 14 Unimplemented: Read as '0' 0' 0' Bit is cleared 0 = Continues module operation when device enters ldle mode 0 = Continues module operation in ldle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 10 = Second index event after home event initializes position counter with contents of QEI11C register 100 = Second index event after home event initializes position counter with contents of QEI11C register 10 = Next index input event resets the position counter with contents of QEI11C register 101 = Every index input event resets the position counter 00 = Index input event does not affect position counter 001 = Every index input event genst bit ⁽²⁾ 1 = Phase B match occurs when QEB = 1 011 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEA = 1 015 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 015 = Phase A match occurs when QEA =		lo hit		hit	II – Unimplor	monted bit read	ac '0'				
bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit 1 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 11 = Discontinues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter 001 = Nevery index input eve											
 1 = Module counters are enabled 0 = Module counters are disabled, but SFRs can be read or written to bit 14 Unimplemented: Read as '0' bit 13 QEISIDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation in Idle mode 0 = Continues module operation counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index Match Value for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	-n = value a	PUR	I = Bit is set		0 = Bit is cle	ared	x = Bit is unkr	lown			
bit 13 QEISDL: QEI Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits ⁽¹⁾ 111 = Reserved 110 = Modulo Count mode for position counter 100 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter 001 = Every index input event for position counter 001 = Index input event does not affect position counter 000 = Index input event does not affect position counter 001 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 0it 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 0it 7 Unimplemented: Read as '0'	1 = Module counters are enabled										
 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 10 = Modulo Count mode for position counter 10 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event operation when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 14	Unimplemented: Read as '0'									
 0 = Continues module operation in Idle mode bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits⁽¹⁾ 111 = Reserved 10 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event resets the position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 000 = Index input event QEB = 1 0 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 13	QEISIDL: QE	•								
 111 = Reserved 10 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 011 = Every index input event resets the position counter with contents of QEI1IC register 000 = Index input event does not affect position counter 000 = Index input event does not affect position counter 011 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 0 = Phase B match occurs when QEB = 0 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 0 = Phase A match occurs when QEA = 0 						dle mode					
 110 = Modulo Count mode for position counter 101 = Resets the position counter when the position counter equals QEI1GEC register 100 = Second index event after home event initializes position counter with contents of QEI1IC register 011 = First index event after home event initializes position counter with contents of QEI1IC register 010 = Next index input event initializes the position counter with contents of QEI1IC register 001 = Every index input event resets the position counter 000 = Index input event does not affect position counter 000 = Index input event for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0' 	bit 12-10	PIMOD<2:0>	: Position Cour	nter Initializatio	on Mode Selec	t bits ⁽¹⁾					
1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'		110 = Module 101 = Resets 100 = Second 011 = First in 010 = Next in 001 = Every i	b Count mode f the position co d index event a dex event after idex input even index input even	bunter when the fter home event home event in t initializes the put resets the p	e position cou at initializes posi nitializes positi position coun position counte	sition counter wit on counter with ter with contents	h contents of C contents of QE	EI1IC register			
0 = Phase B match occurs when QEB = 0 bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'	bit 9	IMV1: Index I	Match Value for	⁻ Phase B bit ⁽²)						
bit 8 IMV0: Index Match Value for Phase A bit ⁽²⁾ 1 = Phase A match occurs when QEA = 1 0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'											
1 = Phase A match occurs when QEA = 10 = Phase A match occurs when QEA = 0bit 7Unimplemented: Read as '0'											
0 = Phase A match occurs when QEA = 0 bit 7 Unimplemented: Read as '0'	bit 8				1						
bit 7 Unimplemented: Read as '0'											
	bit 7										
		-			inters onerate	as timers and th		> hits are			

Note 1: When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.


U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0						
_		FBP5	FBP4	FBP3	FBP2	FBP1	FBP0						
bit 15							bit 8						
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0						
		FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0						
bit 7							bit (
Legend:													
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'													
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown						
bit 15-14	Unimpleme	ented: Read as '	0'										
bit 13-8	FBP<5:0>:	FBP<5:0>: FIFO Buffer Pointer bits											
	011111 = RB31 buffer												
	011110 = F	RB30 buffer											
	•												
	•												
	• 000001 = TRB1 buffer												
	000001 = TRB1 buffer 000000 = TRB0 buffer												
bit 7-6	Unimpleme	ented: Read as '	0'										
bit 5-0	FNRB<5:0	>: FIFO Next Rea	ad Buffer Poir	iter bits									
	011111 = F	RB31 buffer											
	011110 = F	RB30 buffer											
	•												
	•												
	•												
		FRB1 buffer FRB0 buffer											

REGISTER 21-5: CxFIFO: ECANx FIFO STATUS REGISTER

NOTES:

	23-2: Al	DICONZ. ADCI	CONTROL REG	ISIER Z								
R/W-0	R/W-	0 R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
VCFG2	VCFO	G1 VCFG0	—	—	CSCNA	CHPS1	CHPS0					
bit 15							bit					
R-0	R/W-	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
BUFS	SMP		SMPI2	SMPI1	SMPI0	BUFM	ALTS					
bit 7	OWIT					Borim	bit					
Legend:												
R = Readable	, hit	W = Writable	bit I	l – Llnimolo	monted hit rea	d oo 'O'						
					mented bit, read							
-n = Value at	POR	'1' = Bit is se	t 't)' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15-13	VCFG<2	2:0>: Converter Vol	tage Reference C	onfiguration	bits							
	Value	VREFH	VREFL									
	000	Avdd	Avss									
	001	External VREF+	Avss									
	010	Avdd	External VREF-									
	011	External VREF+	External VREF-									
	1xx	Avdd	Avss									
bit 12-11	Unimple	emented: Read as	ʻ0'									
bit 10	CSCNA	Input Scan Select	bit									
		ns inputs for CH0+		JXA								
	0 = Does not scan inputs											
bit 9-8	CHPS<1:0>: Channel Select bits											
	In 12-bit mode (AD21B = 1), the CHPS<1:0> bits are Unimplemented and are Read as '0': $1x = Converts CH0, CH1, CH2 and CH3$											
		nverts CH0 and CH	11									
bit 7	00 = Converts CH0 BLIES: Buffer Fill Status bit (only valid when $BLIEM = 1$)											
	BUFS: Buffer Fill Status bit (only valid when $BUFM = 1$) 1 = ADC is currently filling the second half of the buffer: the user application should access data in the											
	1 = ADC is currently filling the second half of the buffer; the user application should access data in th first half of the buffer											
		C is currently filling	the first half of the	e buffer; the	e user applicatio	on should acce	ss data in th					
	seco	ond half of the buffe	er									
bit 6-2	SMPI<4	:0>: Increment Rate	e bits									
	When ADDMAEN = 0:											
		Generates interrup										
	x1110 =	Generates interrup	ot after completion	of every 18	oth sample/conv	ersion operation	on					
	•											
	•											
		Generates interrup					n					
		Generates interrup	ot after completion	of every sa	imple/conversion	on operation						
		$\frac{\text{DDMAEN} = 1}{\text{Increments the DN}}$	1A address after a	omplotion o	of overy 32nd s	mplo/convorsi	on operation					
		Increments the DN										
	•											
	•											
	•					., .						
	00001 -	Increments the DI	"A address offer a	omplation o	t avany 2nd aar							

. . ACOND. ADCA CONTROL DECISTED 2





REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0	_IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0	LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits General Purpose Timer0 Limit register (effective only with a PTGT0 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTGT1LIM<15:8>									
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PTGT1LIM<7:0>							
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits

General Purpose Timer1 Limit register (effective only with a PTGT1 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGADD command.

REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTGL0<15:8>								
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTGL0<7:0>								
bit 7				bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PTGL0<15:0>: PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the ${\tt PTGCTRL}$ Step command.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

Field	Description
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions \in {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED))
	······································	,

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min.	Min. Typ. Max. Units Conditions						
	VIL	Input Low Voltage								
DI10		Any I/O Pin and MCLR	Vss	—	0.2 VDD	V				
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMBus disabled			
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMBus enabled			
	Vih	Input High Voltage								
DI20		I/O Pins Not 5V Tolerant	0.8 VDD	—	Vdd	V	(Note 3)			
		I/O Pins 5V Tolerant and MCLR	0.8 VDD	—	5.5	V	(Note 3)			
		I/O Pins with SDAx, SCLx	0.8 VDD	—	5.5	V	SMBus disabled			
		I/O Pins with SDAx, SCLx	2.1	_	5.5	V	SMBus enabled			
	ICNPU	Change Notification Pull-up Current								
DI30			150	250	550	μA	VDD = 3.3V, VPIN = VSS			
	ICNPD	Change Notification Pull-Down Current ⁽⁴⁾								
DI31			20	50	100	μA	Vdd = 3.3V, Vpin = Vdd			

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 4: VIL source < (VSS 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

- 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.




FIGURE 30-18: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

AC CHARACTERISTICS			$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \\ \end{array} $				
Param No.	Symbol	Min.	Тур.	Max.	Units	Conditions	
		ADC A	ccuracy (10-Bit N	lode)		
AD20b	Nr	Resolution	10) Data B	its	bits	
AD21b	INL	Integral Nonlinearity	-0.625		0.625	LSb	-40°C ≤ TA ≤ +85°C (Note 2)
			-1.5		1.5	LSb	+85°C < TA ≤ +125°C (Note 2)
AD22b	DNL	Differential Nonlinearity	-0.25	—	0.25	LSb	-40°C ≤ TA ≤ +85°C (Note 2)
			-0.25	—	0.25	LSb	+85°C < TA \leq +125°C (Note 2)
AD23b	Gerr	Gain Error	-2.5	—	2.5	LSb	-40°C \leq TA \leq +85°C (Note 2)
			-2.5		2.5	LSb	+85°C < TA \leq +125°C (Note 2)
AD24b	EOFF	Offset Error	-1.25	—	1.25	LSb	$-40^{\circ}C \le TA \le +85^{\circ}C \text{ (Note 2)}$
			-1.25	—	1.25	LSb	+85°C < TA \leq +125°C (Note 2)
AD25b	—	Monotonicity	_		_	—	Guaranteed
		Dynamic P	erforman	ce (10-E	Bit Mode)		
AD30b	THD	Total Harmonic Distortion ⁽³⁾	_	64		dB	
AD31b	SINAD	Signal to Noise and Distortion ⁽³⁾		57		dB	
AD32b	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	72	—	dB	
AD33b	Fnyq	Input Signal Bandwidth ⁽³⁾	—	550	—	kHz	
AD34b	ENOB	Effective Number of Bits ⁽³⁾	_	9.4	—	bits	

TABLE 30-59: ADC MODULE SPECIFICATIONS (10-BIT MODE)


Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.


2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	N	ILLIMETER	S				
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	N		28				
Pitch	е		1.27 BSC				
Overall Height	Α	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1		7.50 BSC				
Overall Length	D		17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1		1.40 REF				
Lead Angle	Θ	0°	-	-			
Foot Angle	φ	0°	-	8°			
Lead Thickness	С	0.18	-	0.33			
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	-	15°			
Mold Draft Angle Bottom	β	5°	-	15°			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

Section Name	Update Description
Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)"	Updated the High-Speed PWM Module Register Interconnection Diagram (see Figure 16-2). Added the TRGCONx and TRIGx registers (see Register 16-12 and Register 16-14, respectively).
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Updated the IRNG<1:0> bit value definitions and added Note 2 in the CTMU Current Control Register (see Register 22-3).
Section 25.0 "Op amp/ Comparator Module"	Updated the Op amp/Comparator I/O Operating Modes Diagram (see Figure 25-1). Updated the User-programmable Blanking Function Block Diagram (see Figure 25-3). Updated the Digital Filter Interconnect Block Diagram (see Figure 25-4). Added Section 25.1 "Op amp Application Considerations ". Added Note 2 to the Comparator Control Register (see Register 25-2). Updated the bit definitions in the Comparator Mask Gating Control Register (see Register 25-5).
Section 27.0 "Special Features"	Updated the FICD Configuration Register, updated Note 1, and added Note 3 in the Configuration Byte Register Map (see Table 27-1). Added Section 27.2 " User ID Words ".
Section 30.0 "Electrical Characteristics"	 Updated the following Absolute Maximum Ratings: Maximum current out of Vss pin Maximum current into VDD pin Added Note 1 to the Operating MIPS vs. Voltage (see Table 30-1).
	Updated all Idle Current (IIDLE) Typical and Maximum DC Characteristics values (see Table 30-7).
	Updated all Doze Current (IDOZE) Typical and Maximum DC Characteristics values (see Table 30-9).
	Added Note 2, removed Parameter CM24, updated the Typical values Parameters CM10, CM20, CM21, CM32, CM41, CM44, and CM45, and updated the Minimum values for CM40 and CM41, and the Maximum value for CM40 in the AC/DC Characteristics: Op amp/Comparator (see Table 30-14).
	Updated Note 2 and the Typical value for Parameter VR310 in the Op amp/ Comparator Reference Voltage Settling Time Specifications (see Table 30-15).
	Added Note 1, removed Parameter VRD312, and added Parameter VRD314 to the Op amp/Comparator Voltage Reference DC Specifications (see Table 30-16).
	Updated the Minimum, Typical, and Maximum values for Internal LPRC Accuracy (see Table 30-22).
	Updated the Minimum, Typical, and Maximum values for Parameter SY37 in the Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer Timing Requirements (see Table 30-24).
	The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-35)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)