

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 70 MIPS   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 35  |
| Program Memory Size        | 64KB (22K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 16   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 9x10b/12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-VFTLA Exposed Pad  |
| Supplier Device Package    | 44-VTLA (6x6)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24ep64gp204t-i-tl">https://www.e-xfl.com/product-detail/microchip-technology/pic24ep64gp204t-i-tl</a> |

**Pin Diagrams (Continued)**

**64-Pin QFN<sup>(1,2,3,4)</sup>**

■ = Pins are up to 5V tolerant



- Note 1:** The RPn/RPI<sub>n</sub> pins can be used by any remappable peripheral with some limitation. See **Section 11.4 “Peripheral Pin Select (PPS)”** for available peripherals and for information on limitations.
- 2:** Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CN<sub>Ax</sub>-CNG<sub>x</sub>). See **Section 11.0 “I/O Ports”** for more information.
- 3:** This pin is not available as an input when OPMODE (CM<sub>x</sub>CON<10>) = 1.
- 4:** The metal pad at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
- 5:** There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTGEN bit field in Table 27-2.

**TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY**

| File Name | Addr. | Bit 15 | Bit 14      | Bit 13 | Bit 12 | Bit 11 | Bit 10       | Bit 9   | Bit 8  | Bit 7  | Bit 6        | Bit 5  | Bit 4  | Bit 3   | Bit 2        | Bit 1     | Bit 0   | All Resets |
|-----------|-------|--------|-------------|--------|--------|--------|--------------|---------|--------|--------|--------------|--------|--------|---------|--------------|-----------|---------|------------|
| IFS0      | 0800  | —      | DMA1IF      | AD1IF  | U1TXIF | U1RXIF | SPI1IF       | SPI1EIF | T3IF   | T2IF   | OC2IF        | IC2IF  | DMA0IF | T1IF    | OC1IF        | IC1IF     | INT0IF  | 0000       |
| IFS1      | 0802  | U2TXIF | U2RXIF      | INT2IF | T5IF   | T4IF   | OC4IF        | OC3IF   | DMA2IF | —      | —            | —      | INT1IF | CNIF    | CMIF         | MI2C1IF   | SI2C1IF | 0000       |
| IFS2      | 0804  | —      | —           | —      | —      | —      | —            | —       | —      | —      | IC4IF        | IC3IF  | DMA3IF | —       | —            | SPI2IF    | SPI2EIF | 0000       |
| IFS3      | 0806  | —      | —           | —      | —      | —      | QEI1IF       | PSEMIF  | —      | —      | —            | —      | —      | —       | MI2C2IF      | SI2C2IF   | —       | 0000       |
| IFS4      | 0808  | —      | —           | CTMUIF | —      | —      | —            | —       | —      | —      | —            | —      | —      | CRCIF   | U2EIF        | U1EIF     | —       | 0000       |
| IFS5      | 080A  | PWM2IF | PWM1IF      | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | —            | —         | —       | 0000       |
| IFS6      | 080C  | —      | —           | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | —            | —         | PWM3IF  | 0000       |
| IFS8      | 0810  | JTAGIF | ICDIF       | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | —            | —         | —       | 0000       |
| IFS9      | 0812  | —      | —           | —      | —      | —      | —            | —       | —      | —      | PTG3IF       | PTG2IF | PTG1IF | PTG0IF  | PTGWDIF      | PTGSTEPIF | —       | 0000       |
| IEC0      | 0820  | —      | DMA1IE      | AD1IE  | U1TXIE | U1RXIE | SPI1IE       | SPI1EIE | T3IE   | T2IE   | OC2IE        | IC2IE  | DMA0IE | T1IE    | OC1IE        | IC1IE     | INT0IE  | 0000       |
| IEC1      | 0822  | U2TXIE | U2RXIE      | INT2IE | T5IE   | T4IE   | OC4IE        | OC3IE   | DMA2IE | —      | —            | INT1IE | CNIE   | CMIE    | MI2C1IE      | SI2C1IE   | 0000    |            |
| IEC2      | 0824  | —      | —           | —      | —      | —      | —            | —       | —      | IC4IE  | IC3IE        | DMA3IE | —      | —       | SPI2IE       | SPI2EIF   | 0000    |            |
| IEC3      | 0826  | —      | —           | —      | —      | —      | QEI1IE       | PSEMIE  | —      | —      | —            | —      | —      | —       | MI2C2IE      | SI2C2IE   | —       | 0000       |
| IEC4      | 0828  | —      | —           | CTMUIE | —      | —      | —            | —       | —      | —      | —            | —      | CRCIE  | U2EIE   | U1EIE        | —         | 0000    |            |
| IEC5      | 082A  | PWM2IE | PWM1IE      | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | —            | —         | —       | 0000       |
| IEC6      | 082C  | —      | —           | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | —            | —         | PWM3IE  | 0000       |
| IEC8      | 0830  | JTAGIE | ICDIE       | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | —            | —         | —       | 0000       |
| IEC9      | 0832  | —      | —           | —      | —      | —      | —            | —       | —      | PTG3IE | PTG2IE       | PTG1IE | PTG0IE | PTGWDIE | PTGSTEPIE    | —         | 0000    |            |
| IPC0      | 0840  | —      | T1IP<2:0>   |        |        | —      | OC1IP<2:0>   |         |        | —      | IC1IP<2:0>   |        |        | —       | INT0IP<2:0>  |           |         | 4444       |
| IPC1      | 0842  | —      | T2IP<2:0>   |        |        | —      | OC2IP<2:0>   |         |        | —      | IC2IP<2:0>   |        |        | —       | DMA0IP<2:0>  |           |         | 4444       |
| IPC2      | 0844  | —      | U1RXIP<2:0> |        |        | —      | SPI1IP<2:0>  |         |        | —      | SPI1EIP<2:0> |        |        | —       | T3IP<2:0>    |           |         | 4444       |
| IPC3      | 0846  | —      | —           | —      | —      | —      | DMA1IP<2:0>  |         |        | —      | AD1IP<2:0>   |        |        | —       | U1TXIP<2:0>  |           |         | 0444       |
| IPC4      | 0848  | —      | CNIP<2:0>   |        |        | —      | CMIP<2:0>    |         |        | —      | MI2C1IP<2:0> |        |        | —       | SI2C1IP<2:0> |           |         | 4444       |
| IPC5      | 084A  | —      | —           | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | INT1IP<2:0>  |           |         | 0004       |
| IPC6      | 084C  | —      | T4IP<2:0>   |        |        | —      | OC4IP<2:0>   |         |        | —      | OC3IP<2:0>   |        |        | —       | DMA2IP<2:0>  |           |         | 4444       |
| IPC7      | 084E  | —      | U2TXIP<2:0> |        |        | —      | U2RXIP<2:0>  |         |        | —      | INT2IP<2:0>  |        |        | —       | T5IP<2:0>    |           |         | 4444       |
| IPC8      | 0850  | —      | —           | —      | —      | —      | —            | —       | —      | —      | SPI2IP<2:0>  |        |        | —       | SPI2EIP<2:0> |           |         | 0044       |
| IPC9      | 0852  | —      | —           | —      | —      | —      | IC4IP<2:0>   |         |        | —      | IC3IP<2:0>   |        |        | —       | DMA3IP<2:0>  |           |         | 0444       |
| IPC12     | 0858  | —      | —           | —      | —      | —      | MI2C2IP<2:0> |         |        | —      | SI2C2IP<2:0> |        |        | —       | —            | —         | —       | 0440       |
| IPC14     | 085C  | —      | —           | —      | —      | —      | QEI1IP<2:0>  |         |        | —      | PSEMIP<2:0>  |        |        | —       | —            | —         | —       | 0440       |
| IPC16     | 0860  | —      | CRCIP<2:0>  |        |        | —      | U2EIP<2:0>   |         |        | —      | U1EIP<2:0>   |        |        | —       | —            | —         | —       | 4440       |
| IPC19     | 0866  | —      | —           | —      | —      | —      | —            | —       | —      | —      | CTMUIP<2:0>  |        |        | —       | —            | —         | —       | 0040       |
| IPC23     | 086E  | —      | PWM2IP<2:0> |        |        | —      | PWM1IP<2:0>  |         |        | —      | —            | —      | —      | —       | PWM3IP<2:0>  |           |         | 4400       |
| IPC24     | 0870  | —      | —           | —      | —      | —      | —            | —       | —      | —      | —            | —      | —      | —       | PWM3IP<2:0>  |           |         | 4004       |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-33: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY**

| File Name | Addr. | Bit 15 | Bit 14       | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6      | Bit 5        | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |      |      |
|-----------|-------|--------|--------------|--------|--------|--------|--------|-------|-------|-------|------------|--------------|-------|-------|-------|-------|-------|------------|------|------|
| RPINR0    | 06A0  | —      | INT1R<6:0>   |        |        |        |        |       |       |       | —          | —            | —     | —     | —     | —     | —     | 0000       |      |      |
| RPINR1    | 06A2  | —      | —            | —      | —      | —      | —      | —     | —     | —     | INT2R<6:0> |              |       |       |       |       |       |            | 0000 |      |
| RPINR3    | 06A6  | —      | —            | —      | —      | —      | —      | —     | —     | —     | T2CKR<6:0> |              |       |       |       |       |       |            | 0000 |      |
| RPINR7    | 06AE  | —      | IC2R<6:0>    |        |        |        |        |       |       |       | —          | IC1R<6:0>    |       |       |       |       |       |            |      | 0000 |
| RPINR8    | 06B0  | —      | IC4R<6:0>    |        |        |        |        |       |       |       | —          | IC3R<6:0>    |       |       |       |       |       |            |      | 0000 |
| RPINR11   | 06B6  | —      | —            | —      | —      | —      | —      | —     | —     | —     | OCFAR<6:0> |              |       |       |       |       |       |            | 0000 |      |
| RPINR12   | 06B8  | —      | FLT2R<6:0>   |        |        |        |        |       |       |       | —          | FLT1R<6:0>   |       |       |       |       |       |            |      | 0000 |
| RPINR14   | 06BC  | —      | QEB1R<6:0>   |        |        |        |        |       |       |       | —          | QEA1R<6:0>   |       |       |       |       |       |            |      | 0000 |
| RPINR15   | 06BE  | —      | HOME1R<6:0>  |        |        |        |        |       |       |       | —          | INDX1R<6:0>  |       |       |       |       |       |            |      | 0000 |
| RPINR18   | 06C4  | —      | —            | —      | —      | —      | —      | —     | —     | —     | U1RXR<6:0> |              |       |       |       |       |       |            | 0000 |      |
| RPINR19   | 06C6  | —      | —            | —      | —      | —      | —      | —     | —     | —     | U2RXR<6:0> |              |       |       |       |       |       |            | 0000 |      |
| RPINR22   | 06CC  | —      | SCK2INR<6:0> |        |        |        |        |       |       |       | —          | SDI2R<6:0>   |       |       |       |       |       |            |      | 0000 |
| RPINR23   | 06CE  | —      | —            | —      | —      | —      | —      | —     | —     | —     | SS2R<6:0>  |              |       |       |       |       |       |            | 0000 |      |
| RPINR37   | 06EA  | —      | SYNC1R<6:0>  |        |        |        |        |       |       |       | —          | —            | —     | —     | —     | —     | —     | —          | 0000 |      |
| RPINR38   | 06EC  | —      | DTCMP1R<6:0> |        |        |        |        |       |       |       | —          | —            | —     | —     | —     | —     | —     | —          | 0000 |      |
| RPINR39   | 06EE  | —      | DTCMP3R<6:0> |        |        |        |        |       |       |       | —          | DTCMP2R<6:0> |       |       |       |       |       |            |      | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-42: OP AMP/COMPARATOR REGISTER MAP**

| File Name                | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11       | Bit 10  | Bit 9 | Bit 8        | Bit 7      | Bit 6      | Bit 5        | Bit 4   | Bit 3      | Bit 2    | Bit 1 | Bit 0 | All Resets |
|--------------------------|-------|--------|--------|--------|--------|--------------|---------|-------|--------------|------------|------------|--------------|---------|------------|----------|-------|-------|------------|
| CMSTAT                   | 0A80  | PSIDL  | —      | —      | —      | C4EVT        | C3EVT   | C2EVT | C1EVT        | —          | —          | —            | —       | C4OUT      | C3OUT    | C2OUT | C1OUT | 0000       |
| CVRCON                   | 0A82  | —      | CVR2OE | —      | —      | —            | VREFSEL | —     | —            | CVREN      | CVR1OE     | CVRR         | CVRSS   | CVR<3:0>   |          |       | 0000  |            |
| CM1CON                   | 0A84  | CON    | COE    | CPOL   | —      | —            | OPMODE  | CEVT  | COUT         | EVPOL<1:0> | —          | CREF         | —       | —          | CCH<1:0> | 0000  |       |            |
| CM1MSKSRC                | 0A86  | —      | —      | —      | —      | SELSRCC<3:0> |         |       | SELSRCB<3:0> |            |            | SELSRCA<3:0> |         |            | 0000     | 0000  |       |            |
| CM1MSKCON                | 0A88  | HLMS   | —      | OCEN   | OCNEN  | OBEN         | OBNEN   | OAEN  | OANEN        | NAGS       | PAGS       | ACEN         | ACNEN   | ABEN       | ABNEN    | AAEN  | AANEN | 0000       |
| CM1FLTR                  | 0A8A  | —      | —      | —      | —      | —            | —       | —     | —            | —          | CFSEL<2:0> |              | CFLTREN | CFDIV<2:0> |          |       | 0000  |            |
| CM2CON                   | 0A8C  | CON    | COE    | CPOL   | —      | —            | OPMODE  | CEVT  | COUT         | EVPOL<1:0> | —          | CREF         | —       | —          | CCH<1:0> | 0000  |       |            |
| CM2MSKSRC                | 0A8E  | —      | —      | —      | —      | SELSRCC<3:0> |         |       | SELSRCB<3:0> |            |            | SELSRCA<3:0> |         |            | 0000     | 0000  |       |            |
| CM2MSKCON                | 0A90  | HLMS   | —      | OCEN   | OCNEN  | OBEN         | OBNEN   | OAEN  | OANEN        | NAGS       | PAGS       | ACEN         | ACNEN   | ABEN       | ABNEN    | AAEN  | AANEN | 0000       |
| CM2FLTR                  | 0A92  | —      | —      | —      | —      | —            | —       | —     | —            | —          | CFSEL<2:0> |              | CFLTREN | CFDIV<2:0> |          |       | 0000  |            |
| CM3CON <sup>(1)</sup>    | 0A94  | CON    | COE    | CPOL   | —      | —            | OPMODE  | CEVT  | COUT         | EVPOL<1:0> | —          | CREF         | —       | —          | CCH<1:0> | 0000  |       |            |
| CM3MSKSRC <sup>(1)</sup> | 0A96  | —      | —      | —      | —      | SELSRCC<3:0> |         |       | SELSRCB<3:0> |            |            | SELSRCA<3:0> |         |            | 0000     | 0000  |       |            |
| CM3MSKCON <sup>(1)</sup> | 0A98  | HLMS   | —      | OCEN   | OCNEN  | OBEN         | OBNEN   | OAEN  | OANEN        | NAGS       | PAGS       | ACEN         | ACNEN   | ABEN       | ABNEN    | AAEN  | AANEN | 0000       |
| CM3FLTR <sup>(1)</sup>   | 0A9A  | —      | —      | —      | —      | —            | —       | —     | —            | —          | CFSEL<2:0> |              | CFLTREN | CFDIV<2:0> |          |       | 0000  |            |
| CM4CON                   | 0A9C  | CON    | COE    | CPOL   | —      | —            | —       | CEVT  | COUT         | EVPOL<1:0> | —          | CREF         | —       | —          | CCH<1:0> | 0000  |       |            |
| CM4MSKSRC                | 0A9E  | —      | —      | —      | —      | SELSRCC<3:0> |         |       | SELSRCB<3:0> |            |            | SELSRCA<3:0> |         |            | 0000     | 0000  |       |            |
| CM4MSKCON                | 0AA0  | HLMS   | —      | OCEN   | OCNEN  | OBEN         | OBNEN   | OAEN  | OANEN        | NAGS       | PAGS       | ACEN         | ACNEN   | ABEN       | ABNEN    | AAEN  | AANEN | 0000       |
| CM4FLTR                  | 0AA2  | —      | —      | —      | —      | —            | —       | —     | —            | —          | CFSEL<2:0> |              | CFLTREN | CFDIV<2:0> |          |       | 0000  |            |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are unavailable on dsPIC33EPXXGP502/MC502/MC202 and PIC24EP256GP/MC202 (28-pin) devices.

**TABLE 4-43: CTMU REGISTER MAP**

| File Name | Addr. | Bit 15     | Bit 14  | Bit 13       | Bit 12 | Bit 11 | Bit 10    | Bit 9    | Bit 8   | Bit 7   | Bit 6        | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|------------|---------|--------------|--------|--------|-----------|----------|---------|---------|--------------|-------|-------|-------|-------|-------|-------|------------|
| CTMUCON1  | 033A  | CTMUEN     | —       | CTMUSIDL     | TGEN   | EDGEN  | EDGSEQEN  | IDISSEN  | CTTRIG  | —       | —            | —     | —     | —     | —     | —     | 0000  |            |
| CTMUCON2  | 033C  | EDG1MOD    | EDG1POL | EDG1SEL<3:0> |        |        | EDG2STAT  | EDG1STAT | EDG2MOD | EDG2POL | EDG2SEL<3:0> |       |       | —     | —     | —     | 0000  |            |
| CTMUICON  | 033E  | ITRIM<5:0> |         |              |        |        | IRNG<1:0> |          | —       | —       | —            | —     | —     | —     | —     | —     | 0000  |            |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-44: JTAG INTERFACE REGISTER MAP**

| File Name | Addr. | Bit 15       | Bit 14 | Bit 13 | Bit 12 | Bit 11        | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|--------------|--------|--------|--------|---------------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------------|
| JDATAH    | 0FF0  | —            | —      | —      | —      | JDATAH<27:16> |        |       |       |       |       |       |       |       |       | xxxx  | xxxx  |            |
| JDATAL    | 0FF2  | JDATAL<15:0> |        |        |        |               |        |       |       |       |       |       |       |       |       |       | 0000  |            |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER**

| R/SO-0 <sup>(1)</sup> | R/W-0 <sup>(1)</sup> | R/W-0 <sup>(1)</sup> | R/W-0                  | U-0 | U-0 | U-0 | U-0 |
|-----------------------|----------------------|----------------------|------------------------|-----|-----|-----|-----|
| WR                    | WREN                 | WRERR                | NVMSIDL <sup>(2)</sup> | —   | —   | —   | —   |
| bit 15                | bit 8                |                      |                        |     |     |     |     |

| U-0   | U-0   | U-0 | U-0 | R/W-0 <sup>(1)</sup>    | R/W-0 <sup>(1)</sup>    | R/W-0 <sup>(1)</sup>    | R/W-0 <sup>(1)</sup>    |
|-------|-------|-----|-----|-------------------------|-------------------------|-------------------------|-------------------------|
| —     | —     | —   | —   | NVMOP3 <sup>(3,4)</sup> | NVMOP2 <sup>(3,4)</sup> | NVMOP1 <sup>(3,4)</sup> | NVMOP0 <sup>(3,4)</sup> |
| bit 7 | bit 0 |     |     |                         |                         |                         |                         |

**Legend:**

R = Readable bit

-n = Value at POR

SO = Settable Only bit

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

|          |  |
|----------|--|
| bit 15   | <b>WR:</b> Write Control bit <sup>(1)</sup>  |
|          | 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete |
|          | 0 = Program or erase operation is complete and inactive  |
| bit 14   | <b>WREN:</b> Write Enable bit <sup>(1)</sup>   |
|          | 1 = Enables Flash program/erase operations   |
|          | 0 = Inhibits Flash program/erase operations  |
| bit 13   | <b>WRERR:</b> Write Sequence Error Flag bit <sup>(1)</sup>   |
|          | 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)              |
|          | 0 = The program or erase operation completed normally  |
| bit 12   | <b>NVMSIDL:</b> NVM Stop in Idle Control bit <sup>(2)</sup>  |
|          | 1 = Flash voltage regulator goes into Standby mode during Idle mode  |
|          | 0 = Flash voltage regulator is active during Idle mode   |
| bit 11-4 | <b>Unimplemented:</b> Read as '0'  |
| bit 3-0  | <b>NVMOP&lt;3:0&gt;:</b> NVM Operation Select bits <sup>(1,3,4)</sup>  |
|          | 1111 = Reserved  |
|          | 1110 = Reserved  |
|          | 1101 = Reserved  |
|          | 1100 = Reserved  |
|          | 1011 = Reserved  |
|          | 1010 = Reserved  |
|          | 0011 = Memory page erase operation   |
|          | 0010 = Reserved  |
|          | 0001 = Memory double-word program operation <sup>(5)</sup>   |
|          | 0000 = Reserved  |

**Note 1:** These bits can only be reset on a POR.**2:** If this bit is set, there will be minimal power savings (IDLE) and upon exiting Idle mode, there is a delay (TVREG) before Flash memory becomes operational.**3:** All other combinations of NVMOP<3:0> are unimplemented.**4:** Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.**5:** Two adjacent words on a 4-word boundary are programmed during execution of this operation.

**REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER**

| U-0    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0   |
|--------|-----|-----|-----|-----|-----|-----|-------|
| —      | —   | —   | —   | —   | —   | —   | —     |
| bit 15 |     |     |     |     |     |     | bit 8 |

| U-0   | U-0 | U-0 | U-0 | R-0    | R-0    | R-0    | R-0    |
|-------|-----|-----|-----|--------|--------|--------|--------|
| —     | —   | —   | —   | RQCOL3 | RQCOL2 | RQCOL1 | RQCOL0 |
| bit 7 |     |     |     |        |        |        | bit 0  |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-4      **Unimplemented:** Read as '0'
- bit 3      **RQCOL3:** DMA Channel 3 Transfer Request Collision Flag bit  
           1 = User force and interrupt-based request collision is detected  
           0 = No request collision is detected
- bit 2      **RQCOL2:** DMA Channel 2 Transfer Request Collision Flag bit  
           1 = User force and interrupt-based request collision is detected  
           0 = No request collision is detected
- bit 1      **RQCOL1:** DMA Channel 1 Transfer Request Collision Flag bit  
           1 = User force and interrupt-based request collision is detected  
           0 = No request collision is detected
- bit 0      **RQCOL0:** DMA Channel 0 Transfer Request Collision Flag bit  
           1 = User force and interrupt-based request collision is detected  
           0 = No request collision is detected

**NOTES:**

**REGISTER 11-8: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14  
(dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)**

| U-0    | R/W-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|------------|-------|-------|-------|
| —      |       |       |       | QEB1R<6:0> |       |       |       |
| bit 15 |       |       |       |            |       |       | bit 8 |

| U-0   | R/W-0 | R/W-0 | R/W-0 | R/W-0      | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|------------|-------|-------|-------|
| —     |       |       |       | QEA1R<6:0> |       |       |       |
| bit 7 |       |       |       |            |       |       | bit 0 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'

bit 14-8      **QEB1R<6:0>:** Assign B (QEB) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'

bit 6-0      **QEA1R<6:0>:** Assign A (QEA) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111001 = Input tied to RPI121

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

## 18.1 SPI Helpful Tips

1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
  - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on SSx.

**Note:** This insures that the first frame transmission after initialization is not shifted or corrupted.

2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
  - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = 0, always place a pull-down resistor on SSx.

**Note:** This will insure that during power-up and initialization the master/slave will not lose Sync due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.

3. FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.

**Note:** Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in **Section 30.0 “Electrical Characteristics”** for details.

4. In Master mode only, set the SMP bit (SPIxCON1<9>) to a ‘1’ for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

## 18.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

**Note:** In the event you are not able to access the product page using the link above, enter this URL in your browser:  
<http://www.microchip.com/wwwproducts/Devices.aspx?dDocName=en555464>

### 18.2.1 KEY RESOURCES

- “**Serial Peripheral Interface (SPI)**” (DS70569) in the “*dsPIC33/PIC24 Family Reference Manual*”
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related “*dsPIC33/PIC24 Family Reference Manual*” Sections
- Development Tools

**REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER**

| U-0    | U-0 | R-0  | R-0  | R-0  | R-0   | R-0   | R-0   |
|--------|-----|------|------|------|-------|-------|-------|
| —      | —   | TXBO | TXBP | RXBP | TXWAR | RXWAR | EWARN |
| bit 15 |     |      |      |      |       |       | bit 8 |

| R/C-0 | R/C-0 | R/C-0 | U-0 | R/C-0  | R/C-0  | R/C-0 | R/C-0 |
|-------|-------|-------|-----|--------|--------|-------|-------|
| IVRIF | WAKIF | ERRIF | —   | FIFOIF | RBOVIF | RBIF  | TBIF  |
| bit 7 |       |       |     |        |        |       | bit 0 |

**Legend:**

C = Writable bit, but only '0' can be written to clear the bit

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-14      **Unimplemented:** Read as '0'
- bit 13      **TXBO:** Transmitter in Error State Bus Off bit  
1 = Transmitter is in Bus Off state  
0 = Transmitter is not in Bus Off state
- bit 12      **TXBP:** Transmitter in Error State Bus Passive bit  
1 = Transmitter is in Bus Passive state  
0 = Transmitter is not in Bus Passive state
- bit 11      **RXBP:** Receiver in Error State Bus Passive bit  
1 = Receiver is in Bus Passive state  
0 = Receiver is not in Bus Passive state
- bit 10      **TXWAR:** Transmitter in Error State Warning bit  
1 = Transmitter is in Error Warning state  
0 = Transmitter is not in Error Warning state
- bit 9      **RXWAR:** Receiver in Error State Warning bit  
1 = Receiver is in Error Warning state  
0 = Receiver is not in Error Warning state
- bit 8      **EWARN:** Transmitter or Receiver in Error State Warning bit  
1 = Transmitter or receiver is in Error Warning state  
0 = Transmitter or receiver is not in Error Warning state
- bit 7      **IVRIF:** Invalid Message Interrupt Flag bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 6      **WAKIF:** Bus Wake-up Activity Interrupt Flag bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 5      **ERRIF:** Error Interrupt Flag bit (multiple sources in CxINTF<13:8>)  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 4      **Unimplemented:** Read as '0'
- bit 3      **FIFOIF:** FIFO Almost Full Interrupt Flag bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred
- bit 2      **RBOVIF:** RX Buffer Overflow Interrupt Flag bit  
1 = Interrupt request has occurred  
0 = Interrupt request has not occurred

**REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER**

| R/W-0  | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-----|-----|-----|-------|-------|
| CON    | COE   | CPOL  | —   | —   | —   | CEVT  | COUT  |
| bit 15 | bit 8 |       |     |     |     |       |       |

| R/W-0  | R/W-0  | U-0 | R/W-0               | U-0 | U-0 | R/W-0               | R/W-0               |
|--------|--------|-----|---------------------|-----|-----|---------------------|---------------------|
| EVPOL1 | EVPOLO | —   | CREF <sup>(1)</sup> | —   | —   | CCH1 <sup>(1)</sup> | CCH0 <sup>(1)</sup> |
| bit 7  | bit 0  |     |                     |     |     |                     |                     |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|           |  |
|-----------|--|
| bit 15    | <b>CON:</b> Comparator Enable bit<br>1 = Comparator is enabled<br>0 = Comparator is disabled   |
| bit 14    | <b>COE:</b> Comparator Output Enable bit<br>1 = Comparator output is present on the CxOUT pin<br>0 = Comparator output is internal only  |
| bit 13    | <b>CPOL:</b> Comparator Output Polarity Select bit<br>1 = Comparator output is inverted<br>0 = Comparator output is not inverted   |
| bit 12-10 | <b>Unimplemented:</b> Read as '0'  |
| bit 9     | <b>CEVT:</b> Comparator Event bit<br>1 = Comparator event according to EVPOL<1:0> settings occurred; disables future triggers and interrupts until the bit is cleared<br>0 = Comparator event did not occur  |
| bit 8     | <b>COUT:</b> Comparator Output bit<br><u>When CPOL = 0 (non-inverted polarity):</u><br>1 = VIN+ > VIN-<br>0 = VIN+ < VIN-<br><u>When CPOL = 1 (inverted polarity):</u><br>1 = VIN+ < VIN-<br>0 = VIN+ > VIN-   |
| bit 7-6   | <b>EVPOL&lt;1:0&gt;:</b> Trigger/Event/Interrupt Polarity Select bits<br>11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)<br>10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)<br><u>If CPOL = 1 (inverted polarity):</u><br>Low-to-high transition of the comparator output.<br><u>If CPOL = 0 (non-inverted polarity):</u><br>High-to-low transition of the comparator output.<br>01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity selected comparator output (while CEVT = 0)<br><u>If CPOL = 1 (inverted polarity):</u><br>High-to-low transition of the comparator output.<br><u>If CPOL = 0 (non-inverted polarity):</u><br>Low-to-high transition of the comparator output.<br>00 = Trigger/event/interrupt generation is disabled |

**Note 1:** Inputs that are selected and not available will be tied to Vss. See the “Pin Diagrams” section for available inputs for each package.

**TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS**

| DC CHARACTERISTICS       |        |  | Standard Operating Conditions (see Note 1): 3.0V to 3.6V<br>(unless otherwise stated) |      |      |       |                 |
|--------------------------|--------|--|---|------|------|-------|-----------------|
| Param No.                | Symbol | Characteristic   | Min.  | Typ. | Max. | Units | Conditions      |
| <b>Operating Voltage</b> |        |  |   |      |      |       |                 |
| DC10                     | VDD    | <b>Supply Voltage</b>  | 3.0   | —    | 3.6  | V     |                 |
| DC16                     | VPOR   | <b>VDD Start Voltage</b><br>to Ensure Internal Power-on Reset Signal | —   | —    | Vss  | V     |                 |
| DC17                     | SVDD   | <b>VDD Rise Rate</b><br>to Ensure Internal Power-on Reset Signal     | 0.03  | —    | —    | V/ms  | 0V-1V in 100 ms |

**Note 1:** Device is functional at  $V_{BORMIN} < VDD < V_{DDMIN}$ . Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

**TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS**

| Standard Operating Conditions (unless otherwise stated): |        |  |      |      |      |       |   |
|--|--------|--|------|------|------|-------|---|
| Param No.  | Symbol | Characteristics                                | Min. | Typ. | Max. | Units | Comments  |
|  | CEFC   | External Filter Capacitor Value <sup>(1)</sup> | 4.7  | 10   | —    | μF    | Capacitor must have a low series resistance (< 1 Ohm) |

**Note 1:** Typical VCAP voltage = 1.8 volts when  $VDD \geq V_{DDMIN}$ .

**TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)**

| DC CHARACTERISTICS  |      |      | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |            |      |
|---|------|------|--|------------|------|
| Parameter No.   | Typ. | Max. | Units  | Conditions |      |
| <b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X and PIC24EP32GP/MC20X</b>    |      |      |  |            |      |
| DC60d   | 30   | 100  | µA   | -40°C      | 3.3V |
| DC60a   | 35   | 100  | µA   | +25°C      |      |
| DC60b   | 150  | 200  | µA   | +85°C      |      |
| DC60c   | 250  | 500  | µA   | +125°C     |      |
| <b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP64GP50X, dsPIC33EP64MC20X/50X and PIC24EP64GP/MC20X</b>    |      |      |  |            |      |
| DC60d   | 25   | 100  | µA   | -40°C      | 3.3V |
| DC60a   | 30   | 100  | µA   | +25°C      |      |
| DC60b   | 150  | 350  | µA   | +85°C      |      |
| DC60c   | 350  | 800  | µA   | +125°C     |      |
| <b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X and PIC24EP128GP/MC20X</b> |      |      |  |            |      |
| DC60d   | 30   | 100  | µA   | -40°C      | 3.3V |
| DC60a   | 35   | 100  | µA   | +25°C      |      |
| DC60b   | 150  | 350  | µA   | +85°C      |      |
| DC60c   | 550  | 1000 | µA   | +125°C     |      |
| <b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X and PIC24EP256GP/MC20X</b> |      |      |  |            |      |
| DC60d   | 35   | 100  | µA   | -40°C      | 3.3V |
| DC60a   | 40   | 100  | µA   | +25°C      |      |
| DC60b   | 250  | 450  | µA   | +85°C      |      |
| DC60c   | 1000 | 1200 | µA   | +125°C     |      |
| <b>Power-Down Current (IPD)<sup>(1)</sup> – dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X and PIC24EP512GP/MC20X</b> |      |      |  |            |      |
| DC60d   | 40   | 100  | µA   | -40°C      | 3.3V |
| DC60a   | 45   | 100  | µA   | +25°C      |      |
| DC60b   | 350  | 800  | µA   | +85°C      |      |
| DC60c   | 1100 | 1500 | µA   | +125°C     |      |


**Note 1:** IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

**TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)**

| DC CHARACTERISTICS |        |  | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |                       |       |   |
|--------------------|--------|--|---|------|-----------------------|-------|---|
| Param No.          | Symbol | Characteristic   | Min.  | Typ. | Max.                  | Units | Conditions  |
| DI60a              | IICL   | <b>Input Low Injection Current</b>   | 0   | —    | -5 <sup>(4,7)</sup>   | mA    | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7  |
| DI60b              | IICH   | <b>Input High Injection Current</b>  | 0   | —    | +5 <sup>(5,6,7)</sup> | mA    | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins <sup>(6)</sup>                   |
| DI60c              | ΣIICT  | <b>Total Input Injection Current<br/>(sum of all I/O and control pins)</b> | -20 <sup>(8)</sup>  | —    | +20 <sup>(8)</sup>    | mA    | Absolute instantaneous sum of all ± input injection currents from all I/O pins<br>(  IICL   +   IICH  ) ≤ ΣIICT |

- Note 1:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- 2:** Negative current is defined as current sourced by the pin.
- 3:** See the “Pin Diagrams” section for the 5V tolerant I/O pins.
- 4:** VIL source < (Vss – 0.3). Characterized but not tested.
- 5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6:** Digital 5V tolerant pins cannot tolerate any “positive” input injection current from input sources > 5.5V.
- 7:** Non-zero injection currents can affect the ADC results by approximately 4-6 counts.
- 8:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical “absolute instantaneous” sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.


**FIGURE 30-7: OUTPUT COMPARE x MODULE (OCx) TIMING CHARACTERISTICS**

**Note:** Refer to Figure 30-1 for load conditions.

**TABLE 30-27: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS**

| AC CHARACTERISTICS |        |                               | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |      |      |       |                    |
|--------------------|--------|-------------------------------|--|------|------|-------|--------------------|
| Param No.          | Symbol | Characteristic <sup>(1)</sup> | Min.   | Typ. | Max. | Units | Conditions         |
| OC10               | TccF   | OCx Output Fall Time          | —  | —    | —    | ns    | See Parameter DO32 |
| OC11               | TccR   | OCx Output Rise Time          | —  | —    | —    | ns    | See Parameter DO31 |

**Note 1:** These parameters are characterized but not tested in manufacturing.

**FIGURE 30-8: OCx/PWMx MODULE TIMING CHARACTERISTICS****TABLE 30-28: OCx/PWMx MODE TIMING REQUIREMENTS**

| AC CHARACTERISTICS |        |                                | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |      |                      |       |            |
|--------------------|--------|--------------------------------|--|------|----------------------|-------|------------|
| Param No.          | Symbol | Characteristic <sup>(1)</sup>  | Min.   | Typ. | Max.                 | Units | Conditions |
| OC15               | TFD    | Fault Input to PWMx I/O Change | —  | —    | T <sub>CY</sub> + 20 | ns    |            |
| OC20               | TFLT   | Fault Input Pulse Width        | T <sub>CY</sub> + 20   | —    | —                    | ns    |            |

**Note 1:** These parameters are characterized but not tested in manufacturing.

**TABLE 30-46: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)  
TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |  | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated) |                     |                    |       |                                |
|--------------------|-----------------------|--|--|---------------------|--------------------|-------|--------------------------------|
| Param.             | Symbol                | Characteristic <sup>(1)</sup>              | Min.   | Typ. <sup>(2)</sup> | Max.               | Units | Conditions                     |
| SP70               | FscP                  | Maximum SCK1 Input Frequency               | —  | —                   | Lesser of Fp or 11 | MHz   | (Note 3)                       |
| SP72               | TscF                  | SCK1 Input Fall Time                       | —  | —                   | —                  | ns    | See Parameter DO32<br>(Note 4) |
| SP73               | TscR                  | SCK1 Input Rise Time                       | —  | —                   | —                  | ns    | See Parameter DO31<br>(Note 4) |
| SP30               | TdoF                  | SDO1 Data Output Fall Time                 | —  | —                   | —                  | ns    | See Parameter DO32<br>(Note 4) |
| SP31               | TdoR                  | SDO1 Data Output Rise Time                 | —  | —                   | —                  | ns    | See Parameter DO31<br>(Note 4) |
| SP35               | Tsch2doV,<br>TscL2doV | SDO1 Data Output Valid after SCK1 Edge     | —  | 6                   | 20                 | ns    |                                |
| SP36               | TdoV2scH,<br>TdoV2scL | SDO1 Data Output Setup to First SCK1 Edge  | 30   | —                   | —                  | ns    |                                |
| SP40               | TdiV2scH,<br>TdiV2scL | Setup Time of SDI1 Data Input to SCK1 Edge | 30   | —                   | —                  | ns    |                                |
| SP41               | Tsch2diL,<br>TscL2diL | Hold Time of SDI1 Data Input to SCK1 Edge  | 30   | —                   | —                  | ns    |                                |
| SP50               | TssL2scH,<br>TssL2scL | SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input            | 120  | —                   | —                  | ns    |                                |
| SP51               | TssH2doZ              | SS1 ↑ to SDO1 Output High-Impedance        | 10   | —                   | 50                 | ns    | (Note 4)                       |
| SP52               | Tsch2ssH,<br>TscL2ssH | SS1 ↑ after SCK1 Edge                      | 1.5 TCY + 40   | —                   | —                  | ns    | (Note 4)                       |
| SP60               | TssL2doV              | SDO1 Data Output Valid after SS1 Edge      | —  | —                   | 50                 | ns    |                                |


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.


**4:** Assumes 50 pF load on all SPI1 pins.

**FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS  
(ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)**



**48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



|                        |  | Units | MILLIMETERS |      |      |
|------------------------|--|-------|-------------|------|------|
| Dimension Limits       |  |       | MIN         | NOM  | MAX  |
| Number of Pins         |  | N     | 48          |      |      |
| Pitch                  |  | e     | 0.40 BSC    |      |      |
| Overall Height         |  | A     | 0.45        | 0.50 | 0.55 |
| Standoff               |  | A1    | 0.00        | 0.02 | 0.05 |
| Contact Thickness      |  | A3    | 0.127 REF   |      |      |
| Overall Width          |  | E     | 6.00 BSC    |      |      |
| Exposed Pad Width      |  | E2    | 4.45        | 4.60 | 4.75 |
| Overall Length         |  | D     | 6.00 BSC    |      |      |
| Exposed Pad Length     |  | D2    | 4.45        | 4.60 | 4.75 |
| Contact Width          |  | b     | 0.15        | 0.20 | 0.25 |
| Contact Length         |  | L     | 0.30        | 0.40 | 0.50 |
| Contact-to-Exposed Pad |  | K     | 0.20        | -    | -    |

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

## APPENDIX A: REVISION HISTORY

### Revision A (April 2011)

This is the initial released version of the document.

### Revision B (July 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-1.

**TABLE A-1: MAJOR SECTION UPDATES**

| Section Name   | Update Description   |
|--|--|
| “High-Performance, 16-bit Digital Signal Controllers and Microcontrollers” | Changed all pin diagrams references of VLAP to TLA.  |
| Section 4.0 “Memory Organization”  | Updated the All Resets values for CLKDIV and PLLFBD in the System Control Register Map (see Table 4-35).   |
| Section 5.0 “Flash Program Memory”   | Updated “one word” to “two words” in the first paragraph of <b>Section 5.2 “RTSP Operation”</b> .  |
| Section 9.0 “Oscillator Configuration”                                     | Updated the PLL Block Diagram (see Figure 9-2).<br>Updated the Oscillator Mode, Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCPLL), by changing (FRCDIVN + PLL) to (FRCPLL).<br>Changed (FRCDIVN + PLL) to (FRCPLL) for COSC<2:0> = 001 and NOSC<2:0> = 001 in the Oscillator Control Register (see Register 9-1).<br>Changed the POR value from 0 to 1 for the DOZE<1:0> bits, from 1 to 0 for the FRCDIV<0> bit, and from 0 to 1 for the PLLPOST<0> bit; Updated the default definitions for the DOZE<2:0> and FRCDIV<2:0> bits and updated all bit definitions for the PLLPOST<1:0> bits in the Clock Divisor Register (see Register 9-2).<br>Changed the POR value from 0 to 1 for the PLLDIV<5:4> bits and updated the default definitions for all PLLDIV<8:0> bits in the PLL Feedback Division Register (see Register 9-2). |
| Section 22.0 “Charge Time Measurement Unit (CTMU)”                         | Updated the bit definitions for the IRNG<1:0> bits in the CTMU Current Control Register (see Register 22-3).   |
| Section 25.0 “Op amp/ Comparator Module”                                   | Updated the voltage reference block diagrams (see Figure 25-1 and Figure 25-2).  |

**TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)**

| Section Name   | Update Description   |
|--|--|
| <b>Section 30.0 “Electrical Characteristics” (Continued)</b> | <p>These SPI2 Timing Requirements were updated:</p> <ul style="list-style-type: none"> <li>• Maximum value for Parameter SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-36, Table 30-37, and Table 30-38)</li> <li>• Maximum value for Parameter SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-40 and Table 30-42)</li> <li>• The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-43)</li> </ul> <p>These SPI1 Timing Requirements were updated:</p> <ul style="list-style-type: none"> <li>• Maximum value for Parameters SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-44, Table 30-45, and Table 30-46)</li> <li>• Maximum value for Parameters SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-47 through Table 30-50)</li> <li>• Minimum value for Parameters SP40 and SP41 see Table 30-44 through Table 30-50)</li> </ul> <p>Updated all Typical values for the CTMU Current Source Specifications (see Table 30-55).</p> <p>Updated Note1, the Maximum value for Parameter AD06, the Minimum value for AD07, and the Typical values for AD09 in the ADC Module Specifications (see Table 30-56).</p> <p>Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 30-57).</p> <p>Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 30-58).</p> <p>Updated the Minimum and Maximum values for Parameter AD21b in the 10-bit Mode ADC Module Specifications (see Table 30-58).</p> <p>Updated Note 2 in the ADC Conversion (12-bit Mode) Timing Requirements (see Table 30-59).</p> <p>Updated Note 1 in the ADC Conversion (10-bit Mode) Timing Requirements (see Table 30-60).</p> |