

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30280fathp-u3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.2 Performance Overview of M16C/28 Group (64-Pin Package)

	Item	Performance					
CPU	Number of basic instructions	91 instructions					
	Shortest instruction	50 ns (f(BCLK)= 20MHz, Vcc= 3.0 to 5.5V) (T-ver.)					
	excution time	50 ns (f(BCLK)= 20MHz, Vcc= 4.2 to 5.5V, -40 to 105°C) (V-ver.)					
		62.5 ns (f(BCLK)= 16MHz, Vcc= 4.2 to 5.5V, -40 to 125°C) (V-ver.)					
	Operation mode	Single chip mode					
	Address space	1 Mbytes					
	Memory capacity	ROM/RAM : See Table 1.3 and Table 1.4					
Peripheral	port	Input/Output : 55 lines					
Function	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels					
		Three-phase Motor Control Timer					
		TimerS (Input Capture/Output Compare)					
		: 16bit base timer x 1 channel (Input/Output x 8 channels)					
	Serial I/O	2 channels (UART, clock synchronous serial I/O)					
		1 channel (UART, clock synchronous serial I/O, I ² C bus, or IEbus ⁽¹⁾)					
		1 channel (Clock synchronous serial I/O)					
		1 channel (Multi-Master I ² C bus)					
	A/D converter	10 bits x 16 channels					
	DMAC	2 channels					
	CRC calculation circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable					
	Watchdog timer	15 bits x 1 channel (with prescaler)					
	Interrupt	24 internal and 8 external sources, 4 software sources, 7 levels					
	Clock generation circuit	4 circuits					
		Main clock (These circuits contain a built-in feedback)					
		• Sub-clock ∫ resistor)					
		On-chip oscillator(main-clock oscillation stop detect function)					
	Oscillation Stan Datast	PLL frequency synthesizer Main plack application steps as application detect function.					
	Oscillation Stop Detect Function	Main clock oscillation stop, re-oscillation detect function					
	Voltage detection circuit	Not available					
Electrical	Power supply voltage	Vcc=3.0 to 5.5V (T-ver.)					
Characteristics	Power supply voitage	Vcc=4.2 to 5.5V (V-ver.)					
Characteristics	Power consumption	18mA (Vcc=5V, f(BCLK)=20MHz)					
	i ower consumption	25 μA (Vcc=5V, f(BCLK)=f(XciN)=32kHz on RAM)					
		3 μ A (VCC=5V, f(BCLK)=f(XciN)=32kHz, in wait mode)					
		0.8 μA (VCC=5V, in stop mode)					
Flash Memory	Program/erase voltage	3.0V to 5.5V (T-ver.) 4.2V to 5.5V (V-ver.)					
	Number of program/erase	100 times (all space) or 1,000 times (blocks 0 to 4)/ 10,000 times					
		(blocks A and $B^{(2)}$)					
Operating Am	bient Temperature	-40 to 85°C (T-ver.), -40 to 125°C (V-ver.)					
Package	,	64-pin plastic mold LQFP					
		<u> </u>					

- 1. IEBus is a trademark of NEC Electronics Corporation.
- 2. Refer to **Table 1.5** and **Table 1.6** for number of program/erase endurance and ambient temperature.

Table 4.6 SFR Information(6)⁽¹⁾

	Positor	Complete al	After Deset
Address	Register	Symbol	After Reset
038016	Count start flag Clock prescaler reset flag	TABSR CPSRF	0016 0XXXXXXX2
038116	One-shot start flag	ONSF	0016
038216	Trigger select register	TRGSR	0016
038316	Up-dowm flag	UDF	0016
038516	Op-down nag	ODI	0010
038616	Timer A0 register	TA0	XX16
038716	Timer 7.6 register	17.0	XX16
038816	Timer A1 register	TA1	XX16
038916	Timol / Cl Toglotol	1741	XX16
038A ₁₆	Timer A2 register	TA2	XX16
038B ₁₆			XX16
038C ₁₆	Timer A3 register	TA3	XX16
038D ₁₆			XX16
038E ₁₆	Timer A4 register	TA4	XX16
038F ₁₆	v		XX16
039016	Timer B0 register	TB0	XX16
039116	v		XX16
039216	Timer B1 register	TB1	XX16
039316	v		XX16
039416	Timer B2 register	TB2	XX16
039516	· ·		XX16
039616	Timer A0 mode register	TA0MR	0016
039716	Timer A1 mode register	TA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register	TA3MR	0016
039A ₁₆	Timer A4 mode register	TA4MR	0016
039B ₁₆	Timer B0 mode register	TB0MR	00XX00002
039C ₁₆	Timer B1 mode register	TB1MR	00XX00002
039D ₁₆	Timer B2 mode register	TB2MR	00XX00002
039E ₁₆	Timer B2 special mode register	TB2SC	X00000002
039F ₁₆			
03A0 ₁₆	UART0 transmit/receive mode register	U0MR	0016
03A1 ₁₆	UART0 bit rate register	U0BRG	XX16
03A2 ₁₆	UART0 transmit buffer register	U0TB	XX16
03A3 ₁₆			XX16
03A4 ₁₆	UART0 transmit/receive control register 0	U0C0	000010002
03A5 ₁₆	UART0 transmit/receive control register 1	U0C1	000000102
03A6 ₁₆	UART0 receive buffer register	U0RB	XX16
03A7 ₁₆			XX16
03A8 ₁₆	UART1 transmit/receive mode register	U1MR	0016
03A9 ₁₆	UART1 bit rate register	U1BRG	XX16
03AA ₁₆	UART1 transmit buffer register	U1TB	XX16
03AB ₁₆	UART1 transmit/receive control register 0	U1C0	XX ₁₆ 000010002
03AC ₁₆		U1C1	000010002
03AD ₁₆	UART1 transmit/receive control register 1 UART1 receive buffer register	U1RB	XX16
03AE ₁₆	ONIXI I TECEIVE DUITEI TEGISTEI	UIND	XX16
03AF16 03B016	UART transmit/receive control register 2	UCON	X00000002
03B016	STATE GALIGITIES CONTROL TO GIOLOI Z	33011	7,00000002
03B116			
03B216			
03B316	SFR snoop address register	CRCSAR	XX16
03B5 ₁₆		000,	00XXXXXX2
03B6 ₁₆	CRC mode register	CRCMR	0XXXXXX02
03B7 ₁₆		2.12	
03B8 ₁₆	DMA0 request cause select register	DM0SL	0016
03B9 ₁₆	,		
	DMA1 request cause select register	DM1SL	0016
03BA ₁₆			-
03BA ₁₆			
	CRC data register	CRCD	XX16
03BB ₁₆	CRC data register	CRCD	XX16 XX16
03BB ₁₆ 03BC ₁₆	CRC data register CRC input register	CRCD	

NOTE:
1. The blank areas are reserved and cannot be used by users.

X : Undefined






Figure 5.2 Reset Sequence

Table 5.1 Pin Status When RESET Pin Level is "L"

Pin Name	Status
P0 to P3, P6 to P10	Input port (high impedance)




Figure 5.3 CPU Register Status After Reset

7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source by program. Figure 7.13 shows the procedure for switching the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes 1. When the CM22 bit is set at 1, oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to 0 by program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is 1, an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to 0 (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to 0 (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated by program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to 0.





Figure 7.13 Procedure to Switch Clock Source From On-chip Oscillator to Main Clock



NOTES:

1. This bit can only be reset by writing 0 (Do not write 1).


Symbol

2. To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, refer to 21. 4 Interrupts.

Address

After Reset

3. Use the IFSR2A register to select.



- 1. This bit can only be reset by writing 0 (Do not write 1).
- 2. To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. For details, refer to **21.4 Interrupts**.
- 3. If the IFSRi bit in the IFSR register (i = 0 to 5) is 1 (both edges), set the POL bit in the INTilC register to 0 (falling edge).
- 4. Set the POL bit in register S3IC or S4IC to 0 (falling edge) when the IFSR6 bit in the IFSR register is set to 0 (SI/O3 selected) or IFSR7 bit in the IFSR register to 0 (SI/O4 selected), respectively.

Figure 9.3 Interrupt Control Registers




Figure 12.31 TB2 Register, TRGSR Register, and TABSR Register

15.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. **Table 15.4** shows the repeat mode specifications. **Figure 15.8** shows the operation example in repeat mode. **Figure 15.9** shows the ADCON0 to ADCON2 registers in repeat mode.

Table 15.4 Repeat Mode Specifications

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and the ADGSEL1 to ADGSEL0 bits
	in the ADCON2 register select pins. Analog voltage applied to a selected pin
	is repeatedly converted to a digital code
A/D Conversion Start	When the TRG bit in the ADCON0 register is 0 (software trigger)
Condition	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	When the TRG bit in the ADCON0 register is 1 (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to 1 (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from ANo to AN7, AN0o to AN07, AN2o to AN27, and AN3o to AN32
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin





Figure 15.8 Operation Example in Repeat Mode

A/D Control Register 0 (1) Symbol Address After Reset ADCON0 03D6₁₆ 00000XXX2 Bit Symbol Bit Name RW Function CHO RW RW CH1 Analog input pin select bit Invalid in repeat sweep mode 0 CH₂ RW MD0 RW A/D operation mode 1 1: Repeat sweep mode 0 or select bit 0 repeat sweep mode 1 MD1 RW 0: Software trigger Trigger select bit TRG RW 1: Hardware trigger (ADTRG trigger) 0: A/D conversion disabled ADST A/D conversion start flag RW 1: A/D conversion started CKS0 Frequency select bit 0 See Table 15.2 RW

NOTE:

A/D Control Register 1 (1)



- If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
 AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. Use bits ADGSEL1 and ADGSEL 0 in the ADCON2 register to select the desired pin.
- 3. If the VCUT bit is reset from 0 (Vref unconnected) to 1 (Vref connected), wait for 1 μ s or more before starting A/D conversion.

A/D Control Register 2(1)




Figure 15.13 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 0

^{1.} If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.

^{1.} If the ADCON2 register is rewritten during A/D conversion, the conversion result will be undefined.




Figure 16.8 S2D0 Register

Table 16.2 Recommended setting (SSC4-SSC0) start/stop condition at each oscillation frequency

Oscillation	I ² C bus system	I ² C bus system	SSC4-SSC0 ⁽¹⁾	SCL release	Setup time	Hold time
f1 (MHz)	clock select	clock(MHz)		time (cycle)	(cycle)	(cycle)
10	1 / 2f1 ⁽²⁾	5	XXX11110	6.2 μs (31)	3.2 μs (16)	3.0 μs (15)
8	1 / 2 _{f1} ⁽²⁾	4	XXX11010	6.75 μs(27)	3.5 μs (14)	3.25 μs(13)
			XXX11000	6.25 μs(25)	3.25 μs (13)	3.0 μs (12)
8	1 / 8f1 ⁽²⁾	1	XXX00100	5.0 μs (5)	3.0 μs (3)	2.0 μs (2)
4	1 / 2 _{f1} ⁽²⁾	2	XXX01100	6.5 μs (13)	3.5 μs (7)	3.0 μs (6)
			XXX01010	5.5 μs (11)	3.0 μs (6)	2.5 μs (5)
2	1 / 2f1 ⁽²⁾	1	XXX00100	5.0 μs (5)	3.0 μs (3)	2.0 μs (2)

- 1. Do not set odd values or 000002 to START/STOP condition setting bits (SSC4 to SSC0)
- 2. When the PCLK0 bit in the PCLKR register is set to 1.




Figure 17.3 CRC Calculation




Figure 18.4 I/O Ports (4)

19.2 Memory Map

The flash memory contains the user ROM area and the boot ROM area (reserved area). **Figures 19.1** and **19.2** show a block diagram of the flash memory. The user ROM area has space to store the MCU operation program in single-chip mode and two 2-Kbyte spaces: the block A and B.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite, standard serial input/output, or parallel input/output mode.

However, to rewrite program in block 0 and 1 in CPU rewrite mode, set the FMR02 bit in the FMR0 register to 1 (block 0, 1 rewrite enabled) and the FMR16 bit in the FMR1 register to 1 (blocks 0 to 4 rewrite enabled). Also, to rewrite program in blocks 2 to 4 in CPU rewrite mode, set the FMR16 bit in the FMR1 register to 1 (blocks 0 to 4 rewrite enabled). When the PM10 bit in the PM1 register is set to 1 (data space access enabled), block A and B can be available for use.

The boot ROM area (4-byte) is a reserved area. This boot ROM area has a standard serial I/O mode control program stored before shipping. Do not rewrite the boot ROM area.




Figure 19.1 Flash Memory Block Diagram (ROM capacity 64 Kbytes)

Table 20.3 A/D Conversion Characteristics (1)

Symbol	Parameter		Measurement Condition		Standard			
Oyinboi	1 diameter		Weasurement Condition	Min.	Тур.	Max.	Unit	
-	Resolution		VREF = Vcc			10	Bits	
	lete and Newlines wit.	10 bit	V _{REF} = V _{CC} = 5 V			±3	LSB	
INL	Integral Nonlinearity Error	10 5.0	V _{REF} = V∞ = 3.3 V			±5	LSB	
		8 bit	V _{REF} = V _{CC} = 3.3 V			±2	LSB	
		10 bit	V _{REF} = V _{CC} = 5 V			±3	LSB	
-	Absolute Accuracy	10 bit	V _{REF} = V _{CC} = 3.3 V			±5	LSB	
		8 bit	VREF = Vcc= 3.3 V			±2	LSB	
DNL	Differential Nonlinearity	Error				±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
RLADDER	Resistor Ladder		VREF = VCC	10		40	kΩ	
toonv	10-bit Conversion Time Sample & Hold Function Available		V _{REF} = V∞ = 5 V, øAD = 10 MHz	3.3			μs	
toonv	8-bit Conversion Time Sample & Hold Function Available		V _{REF} = V∞ = 5 V, ØAD = 10 MHz	2.8			μs	
VREF	Reference Voltage			2.0		Vcc	V	
VIA	Analog Input Voltage			0		VREF	V	

- 1. Referenced to Voc= AVoc= VREF= 3.3 to 5.5 V, Vss= AVss= 0 V at Topr = -40 to 85° C unless otherwise specified.
- 2. Keep φAD frequency at 10 MHz or less. Additionally, divide the f_{AD} if V_{CC} is less than 4.2V, and make φAD frequency equal to or lower than f_{AD}/2.
- 3. When sample & hold function is disabled, keep φAD frequency at 250kHz or more in addition to the limitation in Note 2. When sample & hold function is enabled, keep φAD frequency at 1MHz or more in addition to the limitation in Note 2.
- 4. When sample & hold function is enabled, sampling time is 3/ ϕ AD frequency. When sample & hold function is disabled, sampling time is 2/ ϕ AD frequency.

Vcc = 5V

Table 20.7 Electrical Characteristics (1)

Symbol		Parameter			Condition	Sta	Unit		
Symbol		Palai		Condition	Min.	Тур.	Max.	J	
Vон		P0o to P07, P1o to P17, I			Io⊢=-5mA	V∞-2.0		Vcc	V
	("H") Voltage	P70 to P77, P80 to P87, I	P90 to P93	s, P95 to P97, P100 to P107					
Vон	Output High	P00 to P07, P10 to P17, I	P20 to P27	r, P30 to P37, P60 to P67,	Io⊢=-200μA	V∞-0.3		Vα	V
VOI	("H") Voltage	P70 to P77, P80 to P87, I	P90 to P93	s, P95 to P97, P100 to P107					
	Output High (""\"\ \/oltago	Холт	High Power	Io⊢=-1mA	V∞-2.0		Vα	V
	Output High (H) Voltage	7001	Low Power	lo⊢=-0.5mA	V∞-2.0		Vα	1 "
Vон	0 ((115) (90 10 V/-16	,,	High Power	No load applied		2.5		Ţ,,
	Output High ("H") Voltage	Хсоит	Low Power	No load applied		1.6		\ \
VoL		P0o to P07, P1o to P17, I	P20 to P27	r, P3o to P37, P6o to P67,	IoL=5mA			2.0	V
	("L") Voltage	P70 to P77, P80 to P87, I	P90 to P93	s, P95 to P97, P100 to P107					
VaL	Output Low	P0o to P07, P1o to P17, I	P20 to P2	r, P30 to P37, P60 to P67,	IoL=200μA			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, I							
	0			High Power	loL=1mA			2.0	Ī.,
VaL	Output Low ("L") Voltage		Холт	Low Power	IoL=0.5mA			2.0	V
				High Power	No load applied		0		
	Output Low ("L") Voltage		Хсоит	Low Power	No load applied		0		\ V
VT+-VT-	Hysteresis	TA0in-TA4in, TB0in-TB2	in, INTo-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLKo-CLK2, TA2our-TA4our, Klo-Kl3, Rxdo-							
		RXD2, SIN3, SIN4							
VT+-VT-	Hysteresis	RESET				0.2		2.5	V
VT+-VT-	Hysteresis	XIN				0.2		0.8	V
Іін	Input High	P0o to P07, P1o to P17, I	P20 to P27	r, P30 to P37, P60 to P67,	V=5V			5.0	μА
	("H") Current	P70 to P77, P80 to P87, I	P9o to P9o	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
I⊫	Input Low			r, P30 to P37, P60 to P67,	Vi=0V			-5.0	μА
	("L") Current	P70 to P77, P80 to P87, I	P9₀ to P9₃	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
RPULLUP	Pull-up	P0o to P07, P1o to P17, I	P20 to P27	r, P30 to P37, P60 to P67,	Vi=0V	30	50	170	kΩ
	Resistance	esistance P70 to P77, P80 to P87, P90 to F		s, P95 to P97, P100 to P107					
Rfxin	Feedback Re	Feedback Resistance					1.5		ΜΩ
Rfxan	Feedback Re	sistance	Xan				15		ΜΩ
Vram	RAM Standby	√ Voltage	1		In stop mode	2.0			V
NOTE:									

^{1.} Referenced to V ∞ =4.2 to 5.5V, Vss=0V at Topr=-40 to 85 $^{\circ}$ C, f(BCLK)=20MHz unless otherwise specified.

Table 20.8 Electrical Characteristics (2) (1)

Vcc = 5V

Symbol	Parameter		Measurement Condition		Standard			Unit
Symbol	Farameter	Measurement Condition			Min.	Тур.	Max.	Offic
lœ	Power Supply Current	left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
	(Vcc=4.2 to 5.5V)	other pins are connected to Vss		On-chip oscillation f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
				On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Mask ROM	f(XCIN) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μΑ
				On-chip oscillation f _{2(RCC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μА
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μА
				f(BCLK) = 32kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μА
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μА
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μА
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μΑ
				While clock stops, Topr = 25° C		0.8	3	μΑ

- 1. Referenced to $V\infty$ = 4.2 to 5.5 V, $V\infty$ = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified. 2. With one timer operates, using f_{C32}.
- 3. This indicates the memory in which the program to be executed exists.

Table 20.44 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	5	rd	Unit	
Cymbol	T didiffator	Wicadarement Condition	Min.	Тур.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	V∞=4.2 to 5.5V			40	μs
td(S-R)	STOP Release Time				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs




Table 20.46 Electrical Characteristics (2) (1)

Vcc = 5V

Symbol	Parameter		Mogeuro	Measurement Condition		Standard		
Symbol	Farameter	Measurement Condition			Min.	Тур.	Max.	Unit
lα	Power Supply Current	left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
	$(V \infty = 4.2 \text{ to } 5.5 \text{ V})$	other pins are connected to Vss		On-chip oscillation f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
				f(BCLK) = 16 MHz, main clock, no division		14	20	mA
				On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Mask ROM	f(XGN) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μА
				On-chip oscillation f _{2(RCC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μА
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μА
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μА
				On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode		50		μА
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μА
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μА
				While clock stops, Topr = 25° C		8.0	3	μА

^{1.} Referenced to Voc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 105 ° C, f(BCLK) = 20 MHz / Voc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 125 ° C, f(BCLK) = 16 MHz, unless otherwise specified.

2. With one toperates, using fcss.

3. This indicates the reservation being the contraction of the contraction of the contraction.

^{3.} This indicates the memory in which the program to be executed exists.

21.14.14 Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100 1,000 10,000) each block can be erased n times. For example, if a 2K byte block A is erased after writing 1 word data 1024 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

21.14.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle product (U7)

When Block A or B E/W cycles exceed 100, set the FMR17 bit in the FMR1 register to 1 (1 wait) to select one wait state per block access for U7. When FMR17 is set to 1, one wait state is inserted per access to Block A or B - regardless of the value of PM17. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by PM17 - regardless of the FMR17 bit setting.

To use the limited number of erasure efficiently, write to unused address within the block instead of rewite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times before erase becomes necessary.

Maintaining an equal number of erasure between Block A and B will also improve efficiency.

We recommend keeping track of the number of times erasure is used.

21.14.16 Boot Mode

An undefined value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin.

When setting the CNVss pin to "H", the following procedure is required:

- (1) Apply an "L" signal to the RESET pin and the CNVss pin.
- (2) Bring Vcc to more than 2.7V, and wait at least 2msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the RESET pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.



SAR0 84 0 SAR1 84 ONSF 94 SCLDAIC 65 Р Т P0 to P3 287 TA0 to TA4 93 P17DDR 290 TAOIC to TA4IC 65 P6 to P10 287 TA0MR to TA4MR 92 PACR 166, 289 TA11 119 PCLKR 41 TA1MR 122 PCR 289 TA2 119 PD0 to PD3 286 TA21 119 PD6 to PD10 286 TA2MR 122 PDRF 126 TA4 119 PFCR 128 TA41 119 PLC0 42 TA4MR 122 PM0 34 TABSR 93, 107, 121 PM1 34 TB0 to TB2 107 PM2 35, 41 TB0IC to TB2IC 65 PRCR 58 TB0MR to TB2MR 106 PUR0 to PUR2 288 TB2 121 TB2MR 122 R TB2SC 120, 216 RMAD0 77 TCR0 84 RMAD1 77 TCR1 84 ROCR 39 **TPRC 128** ROMCP 298 TRGSR 94, 121 S U S00 247 U0BRG to U2BRG 163 S0D0 246 U0C0 to U2C0 165 S0RIC to S2RIC 65 U0C1 to U2C1 166 S0TIC to S2TIC 65 U0MR to U2MR 164 S10 249 U0RB to U2RB 163 S1D0 248 U0TB to U2TB 163 S20 247 U2SMR 167 S2D0 252 U2SMR2 167 S31C 65 U2SMR3 168 S3BRG 207 U2SMR4 168 S3C 207 **UCON 165** S3D0 250 **UDF 93** S3TRR **207** W S4BRG 207 S4C 207 WDC 79 S4D0 251 WDTS 79 S4IC 65 S4TRR **207**

REVISION HISTORY

M16C/28 Group(T-ver./V-ver.) Hardware Manual

Rev.	Date		Description
		Page	Summary
		365	• 21.4.6 Rewrite the Interrupt Control Register Example 1 modified
		371	• 21.6.3 Three-phase Motor Control Timer Function newly added
		372	• 21.7.1 Rewrite the G1IR Register Description modified
		373	• 21.7.4 IC/OC Base Timer Interrupt Section newly added
		381	• 21.13.1 Internal ROM Area partially added
		383	• 21.14.9 Interrupts EW Mode 1 Description about watchdog timer interrupt
			deleted
			• 21.14.10 How to Access partially deleted
			• 21.14.13 Regarding Programming/Erasure Times and Execution Time De-
			scription partially modified
			Functional Comparison
		-	• Difference between M16C/28 Group and M16C/29 Group (Normal-ver.) is
			deleted
		388	Appendix 2.1 Difference between M16C/28 Group Normal-ver. and m16C/28
			Group T-ver./V-ver. flash memory added