

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30280fathp-u3a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Classification	Symbol	I/O Type	Function
Timer S	INPC10 to INPC17	I	Input pins for the time measurement function
	OUTC10 to OUTC17	0	Output pins for the waveform generating function
I/O Ports	P00 to P03	I/O	CMOS I/O ports which have a direction register determines an individual
	P15 to P17		pin is used as an input port or an output port. A pull-up resistor is select-
	P20 to P27		able for every 4 input ports.
	P30 to P33		
	P60 to P67		
	P70 to P77		
	P80 to P87		
	P90 to P93		
	P100 to P107		

I : Input O : Output I/O : Input and output

			ster				
	b3 b2 b1 b0	Symbol DM1SL		Address 03BA16		After Reset 0016	
		Bit Symbol	Bit	Name		Function	RW
		DSEL0	DMA requ	est cause	Refer to not	te (1)	RW
		DSEL1	select bit				RW
		DSEL2					RW
	l	DSEL3					RW
		 (b5-b4)		s assigned. If en read, their c			
		DMS	DMA requ expansion			use of request d cause of request	RW
		DSR	Software I request bit		setting this is 0 (basic DSEL0 bits (software tr	uest is generated by bit to 1 when the DMS bit cause) and the DSEL3 to are 00012 igger). of this bit when read is 0	RW
0 0 02 0 0 12 0 1 02 0 1 12		sic cause of req e of INT1 pin igger		IC/OC base t			
1002				IC/OC chann IC/OC chann			
	Timer A2			IC/OC chann -			
1 0 12 1 1 02	Timer A2 Timer A3 Timer A4			IC/OC chann - SI/O3 SI/O4	nel 1		
1 0 12 1 1 02 1 1 12 0 0 02	Timer A2 Timer A3 Timer A4 Timer B0 Timer B1			IC/OC chann – SI/O3 SI/O4 Two edges o –	nel 1		
1 0 12 1 1 02 1 1 1 2 0 0 02 0 0 12	Timer A2 Timer A3 Timer A4 Timer B0	nsmit		IC/OC chann - SI/O3 SI/O4 Two edges o	nel 1 of INT1		
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 02 0 1 12	Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 tra UART0 rec	eive		IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann	nel 1 of INT1 nel 2 nel 3		
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 02 0 1 12 1 0 02 1 0 02 1 0 12	Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 tra UART0 rec UART2 tra UART2 rec	eive nsmit eive/ACK2		IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann IC/OC chann IC/OC chann	nel 1 nel 2 nel 3 nel 4 nel 5		
$\begin{array}{c} 1 \ 0 \ 12 \\ 1 \ 1 \ 02 \\ 1 \ 1 \ 12 \\ 0 \ 0 \ 02 \\ 0 \ 12 \\ 0 \ 1 \ 02 \\ 0 \ 1 \ 02 \\ 1 \ 0 \ 12 \\ 1 \ 0 \ 02 \\ 1 \ 0 \ 12 \\ 1 \ 1 \ 02 \end{array}$	Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 tra UART0 rec UART2 tra	ceive nsmit ceive/ACK2 rsion		IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann IC/OC chann	nel 1 nel 2 nel 3 nel 4 nel 5 nel 6		
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B4 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rca A/D conver UART1 rec	æive nsmit æive/ACK2 sion æive		IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann IC/OC chann IC/OC chann IC/OC chann	el 1 of INT1 el 2 el 3 el 4 el 5 el 6 el 7 s A C	After Reset 00000X002	
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eive nsmit eeive/ACK2 sion eeive =0,1) Symbol DM0COt	N 1	IC/OC chann - SI/O3 SI/O4 Two edges o - - IC/OC chann IC/OC chann IC/OC chann IC/OC chann IC/OC chann IC/OC chann IC/OC chann IC/OC chann	el 1 of INT1 el 2 el 3 el 4 el 5 el 6 el 7 s A C	0000X002	RW
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eive nsmit eeive/ACK2 sion eeive =0,1) Symbol DM0COt DM1COt	N Bi	IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC Chan IC/OC Chan IC/OC Chan IC/OC Chan IC/OC Chan IC/OC Chan IC/O	nel 1 nel 2 nel 3 nel 3 nel 4 nel 5 nel 6 nel 7	00000X002 00000X002 Function	RW
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eive nsmit eeive/ACK2 sion eeive =0,1) Symbol DM0COI DM1COI Bit Symbol	N Bi Transfer u	IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC Chann	el 1 of INT1 el 2 el 3 el 4 el 5 el 6 iel 7 s A () 0: 16 bit 1: 8 bits 0: Single	00000X002 00000X002 Function	
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eive nsmit eive/ACK2 sion eive =0,1) Symbol DM0COt DM1COt Bit Symbol DMBIT	N Bi Transfer u Repeat tra	IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann	el 1 of INT1 el 2 el 3 el 4 el 5 el 6 nel 7 s A 0: 16 bit 1: 8 bits 0: Single 1: Repei 0: DMA	00000X002 00000X002 Function s e transfer	RW
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eive nsmit eive/ACK2 sion eive =0,1) Symbol DM0COt DM1COt DM1COt DM1COt DMBIT DMBIT	N Transfer u Repeat tra select bit DMA requi DMA enab	IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann	el 1 of INT1 nel 2 nel 3 nel 4 nel 5 nel 6 nel 7 s A C C C C C C C C C C C C C	00000X002 00000X002 Function s e transfer at transfer not requested requested led	RW RW RW
1 0 12 1 1 02 1 1 12 0 0 02 0 0 12 0 1 12 1 0 02 1 0 12 1 0 02 1 0 12 1 1 02 1 1 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eive nsmit seive/ACK2 sion seive =0,1) Symbol DM0COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COf DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1COF DM1CO	N Bi Transfer u Repeat tra select bit DMA requi DMA enab Source ad select bit (IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann	el 1 of INT1 nel 2 nel 3 nel 4 nel 5 nel 6 nel 7 s A 0: 16 bit 1: 8 bits 0: Single 1: Repea 0: DMA 1: DMA 0: Disab	00000X002 Function S e transfer at transfer not requested requested led ed	RW RW (1)
0 1 0 12 0 1 1 02 0 1 1 12 0 0 02 0 0 12 0 1 02 0 1 12 1 0 02 1 0 12 1 0 12 1 1 02 1 1 12 MAi Contro	Timer A2 Timer A3 Timer B0 Timer B1 Timer B2 UART0 tra UART0 tra UART2 tra UART2 rec A/D conver UART1 rec	eeive nsmit seive/ACK2 sion eeive =0,1) Symbol DM0COI DM1COI DM1COI DM1COI DM1COI DM1COI DM1COI DM1COI DM1COI DM1COI DMASL DMAS DMAE	N Bi Transfer u Repeat tra select bit DMA requi DMA enab Source ad select bit (Destination	IC/OC chann - SI/O3 SI/O4 Two edges o - IC/OC chann IC/OC chann	el 1 of INT1 nel 2 nel 3 nel 4 nel 5 nel 6 nel 7 s A 0: 16 bit 1: 8 bits 0: Single 1: Repea 0: DMA 1: DMA 0: Disab 1: Enabl 0: Fixed	00000X002 Function s e transfer at transfer not requested requested led ed	RW RW (1) RW

NOTES:

The DMAS bit can be set to 0 by writing 0 by program (This bit remains unchanged even if 1 is written).
 At least one of bits DAD and DSD must be set to 0 (address direction fixed).

Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers

b6 b5 b4 b3 b2 b1 b0 0 1 0 0 0 1	Symbol TA2MR t	Address to TA4MR 039816 to 039	After Reset 9A16 0016	
	Bit Symbol	Bit Name	Function	RV
	TMOD0	On a mation manda a shart bit	b1 b0	RW
	TMOD1	Operation mode select bit	0 1: Event counter mode	RW
	MR0	To use two-phase pulse sig	gnal processing, set this bit to ⁰	RW
	MR1	To use two-phase pulse sig	gnal processing, set this bit to 0	RW
	MR2	To use two-phase pulse sig	gnal processing, set this bit to 1	RW
	MR3	To use two-phase pulse si	gnal processing, set this bit to 0	RW
	TCK0	Count operation type select bit	0: Reload type 1: Free-run type	RW
	TCK1	Two-phase pulse signal processing operation select bit ⁽¹⁾⁽²⁾	0: Normal processing operation 1: Multiply-by-4 processing operation	RW

Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
Set bits TAiTGH and TAiTGL in the TRGSR register to 002 (TAIIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)






Figure 14.22 I²C bus Mode Block Diagram

14.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 14.25.

The CSC bit in the U2SMR2 register is used to synchronize the internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. In cases when the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low, at which time the U2BRG register value is reloaded with and starts counting in the low-level interval. If the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops, and when the SCL2 pin goes high, counting restarts.

In this way, the UART2 transfer clock is comprised of the logical product of the internal SCL2 and SCL2 pin signal. The transfer clock works from a half period before the falling edge of the internal SCL2 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The SWC bit in the U2SMR2 register allows to select whether the SCL2 pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the U2SMR4 register is set to 1 (enabled), SCL2 output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register is set to 1 (0 output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Clearing the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal.

If the SWC9 bit in the U2SMR4 register is set to 1 (SCL2 hold low enabled) when the CKPH bit in the U2SMR3 register is set to 1, the SCL2 pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit to 0 (SCL2 hold low disabled) frees the SCL2 pin from low-level output.

14.1.3.5 SDA Output

The data written to the bit 7 to bit 0 (D7 to D0) in the U2TB register is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDA2 transmit output can only be set when IICM is set to 1 (I²C bus mode) and bits SMD2 to SMD0 in the U2MR register is set to 0002 (serial I/O disabled).

Bits DL2 to DL0 in the U2SMR3 register allow to add no delays or a delay of 2 to 8 U2BRG count source clock cycles to SDA2 output.

Setting the SDHI bit in the U2SMR2 register to 1 (SDA2 output disabled) forcibly places the SDA2 pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UART2 transfer clock. This is because the ABT bit may inadvertently be set to 1 (detected).

14.1.3.6 SDA Input

When the IICM2 bit is set to 0, the 1st to 8th bits (D7 to D0) in the received data are stored in bits 7 to 0 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the 1st to 7th bits (D7 to D1) in the received data are stored in the bit 6 to bit 0 in the U2RB register and the 8th bit (D0) is stored in the bit 8 in the U2RB register. Even when the IICM2 bit is set to 1, providing the CKPH bit is set to 1, the same data as when the IICM2 bit is set to 0 can be read out by reading the U2RB register after the rising edge of the corresponding clock pulse of 9th bit.

14.1.6.2 Format

Direct Format

Set the PRY bit in the U2MR register to 1, the UFORM bit in U2C0 register to 0 and the U2LCH bit in U2C1 register to 0.

Inverse Format

Set the PRY bit to 0, UFORM bit to 1 and U2LCH bit to 1.

Figure 14.34 shows the SIM interface format.

(1) Direct formation	t
Transfer clcck	
TxD2	"H"
	P : Even parity
(2) Inverse form	nat
Transfer clcck	
TxD2	"H"
	P : Odd parity

Figure 14.34 SIM Interface Format



Table 14.20 SI/O3 and SI/O4 Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The SMi6 bit in the SiC (i=3, 4) register is set to 1 (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.
	SMi6 bit is set to 0 (external clock) : Input from CLKi pin ⁽¹⁾
Transmission/reception	Before transmission/reception can start, the following requirements must be met
start condition	Write transmit data to the SiTRR register ^(2, 3)
Interrupt request	When the SMi4 bit in the SiC register is set to 0
generation timing	The rising edge of the last transfer clock pulse ⁽⁴⁾
	When SMi4 is set to 1
	The falling edge of the last transfer clock pulse ⁽⁴⁾
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output
SOUTI pin function	I/O port, transmit data output, high-impedance
SINi pin function	I/O port, receive data input
Select function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Function for setting an Sou⊤i initial value set function
	When the SMi6 bit in the SiC register is set to 0 (external clock), the SOUTi pin
	output level while not tranmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of
	transfer clock can be selected.

NOTE:

1. To set the SMi6 bit in the SiC register to 0 (external clock), follow the procedure described below.

- If the SMi4 bit in the SiC register is set to 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.
- If the SMi4 bit is set to 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock 2. Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When the SMi6 bit in the SiC register is set to 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit in the SiC register is set to 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit is set to 0, or stops in the low state if the SMi4 bit is set to 1.

15.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltages applied to the selected pins are repeatedly converted to a digital code. **Table 15.6** shows the repeat sweep mode 0 specifications. **Figure 15.12** shows the operation example in repeat sweep mode 0. **Figure 15.13** shows the ADCON0 to ADCON2 registers in repeat sweep mode 0.

Table 15.6	Repeat Sweep	Mode 0	Specifications
------------	--------------	--------	----------------

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and
	ADGSEL0 in the ADCON2 register select pins. Analog voltage applied to the
	selected pins is repeatedly converted to a digital code
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is 0 (software trigger)
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	 When the TRG bit in the ADCON0 register is 1 (Hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to 1 (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	AN₀ to AN⁊ (8 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of registers AD0 to AD7 that corresponds to the selected pin

NOTES:

1. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.12 Operation Example in Repeat Sweep Mode 0




Figure 15.15 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1

RENESAS




Figure 18.12 Functioning of Digital Debounce Filter






Figure 19.2 Flash Memory Block Diagram (ROM capacity 96 Kbytes)

19.5.2 Flash Memory Control Register 1 (FMR1)

•FMR11 Bit

EW mode 1 is entered by setting the FMR11 bit to 1 (EW mode 1). The FMR11 bit is valid only when the FMR01 bit is set to 1.

•FMR16 Bit

The combined setting of bits FMR02 and FMR16 enables program and erase in the user ROM area. To set the FMR16 bit to 1, first set it to 0 and then 1. The FMR16 bit is valid only when the FMR01 bit is set to 1 (CPU rewrite mode enable).

•FMR17 Bit

If the FMR17 bit is set to 1 (with wait state), 1 wait state is inserted when blocks A and B are accessed, regardless of the content of the PM17 bit in the PM1 register. The PM17 bit setting is reflected to access other blocks and internal RAM, regardless of the FMR17 bit setting. Set the FMR17 bit to 1 (with wait state) to rewrite more than 100 times.

Table 19.4	Protection	usina	FMR16	and FMR02
	1 1010011011	uonig		

FMR16	FMR02	Block A, Block B	Block 0, Block 1	other user block
0	0	write enabled	write disabled	write disabled
0	1	write enabled	write disabled	write disabled
1	0	write enabled	write disabled	write enabled
1	1	write enabled	write enabled	write enabled

19.5.3 Flash Memory Control Register 4 (FMR4)

•FMR40 Bit

The erase-suspend function is enabled when the FMR40 bit is set to 1 (enabled).

•FMR41 Bit

When the FMR41 bit is set to 1 by program during auto-erasing in EW mode 0, erase-suspend mode is entered. In EW mode 1, the FMR41 bit is automatically set to 1 (suspend request) to enter erase-suspend mode when an enabled interrupt request is generated. Set the FMR41 bit to 0 (erase restart) to restart an auto-erasing operation.

•FMR46 Bit

The FMR46 bit is set to 0 during auto-erasing. It is set to 1 in erase-suspend mode. Do not access to flash memory when the FMR46 bit is set to 0.

19.10 Parallel I/O Mode

In parallel input/output mode, the user ROM can be rewritten by a parallel programmer supporting the M16C/28 group (T-ver./V-ver.). Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

19.10.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read or rewritten. (Refer to **19.3 Functions To Prevent Flash Memory from Rewriting**).

Standard Symbol Parameter Condition l Init Min. Typ. Max νон P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, Output High loн=-5mA Vcc V Vcc-2.0 ("H") Voltage |P7₀ to P7ァ, P8₀ to P8ァ, P9₀ to P9₃, P9₅ to P9ァ, P10₀ to P10ァ Output High P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, loн=-200μA Vcc V Vcc-0.3 νон ("H") Voltage P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 loн=-1mA Vcc High Power Vcc-2.0 Xour V Output High ("H") Voltage Low Power loн=-0.5mA Vcc Vcc-2.0 νон No load applied 2.5 High Power Output High ("H") Voltage Xcour V No load applied 1.6 Low Power Vol Output Low P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, lo∟=5mA 2.0 V ("L") Voltage P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, loL=200μA 0.45 V Output Low Val ("L") Voltage P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 lo∟=1mA 2.0 High Power Output Low ("L") Voltage Xout V lo_L=0.5mA 2.0 Low Power Vol Hiah Power No load applied 0 Output Low ("L") Voltage Xcour V No load applied 0 Low Power VT+-VT-Hysteresis TAOIN-TA4IN, TBOIN-TB2IN, INTO-INT5, NMI, ADTRG, CTSO-0.2 1.0 V CTS2, SCL, SDA, CLK0-CLK2, TA2OUT-TA4OUT, KI0-KI3, RXD0-RXD2, SIN3, SIN4 VT+-VT-0.2 Hysteresis RESET 2.5 V Vt+-Vt-0.2 Hysteresis 0.8 V XIN Input High P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, VI=5V 5.0 μA Ŀн ("H") Current P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 XIN, RESET, CNVss Input Low P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, VI=0V -5.0 μA In. ("L") Current |P7₀ to P77, P8₀ to P87, P9₀ to P93, P9₅ to P97, P10₀ to P107 XIN. RESET. CNVss P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, VI=0V Pull-up 30 50 170 kΩ RPULLUP Resistance P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 Rfxin 1.5 MΩ Feedback Resistance XIN Rfxcin 15 MΩ Feedback Resistance XCIN VRAM In stop mode 2.0 V RAM Standby Voltage

Table 20.7 Electrical Characteristics (1)

Vcc = 5V

NOTE:

1. Referenced to Vx=4.2 to 5.5V, Vss=0V at Topr=-40 to 85 $^\circ$ C, f(BCLK)=20MHz unless otherwise specified.

Timing Requirements

Vcc = 5V

(Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

Table 20.48 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard	
Cymbol			Max.	Unit
tc(ta)	TAin Input Cycle Time	100		ns
tw(tah)	TAi⊪ Input High ("H") Width	40		ns
tw(TAL)	TAin Input Low ("L") Width	40		ns

Table 20.49 Timer A Input (Gating Input in Timer Mode)

Current el	Deventer	Standard		1.1
Symbol	Parameter	Min.	Max.	Unit
tc(ta)	TAin Input Cycle Time			ns
tw(tah)	TAin Input High ("H") Width			ns
tw(TAL)	TAin Input Low ("L") Width	200		ns

Table 20.50 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter		Standard	
Symbol	Falanielei	Min.	Max.	Unit
tc(ta)	TAin Input Cycle Time	200		ns
tw(tah)	TAin Input High ("H") Width			ns
tw(TAL)	TAiıN Input Low ("L") Width	100		ns

Table 20.51 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter —		Standard	
Symbol			Max.	- Unit
tw(tah)	TAi⊪ Input High ("H") Width			ns
tw(tal)	TAin Input Low ("L") Width			ns

Table 20.52 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter		Standard	
Symbol	Falantelei	Min.	Max.	Unit
tc(UP)	TAiout Input Cycle Time	2000		ns
tw(UPH)	TAiou⊤ Input High ("H") Width			ns
tw(UPL)	TAiout Input Low ("L") Width			ns
tsu(UP-TIN)	TAiout Input Setup Time	400		ns
th(TIN-UP)	TAiout Input Hold Time	400		ns

Table 20.53 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	pol Parameter –		Standard	
Symbol			Max.	
tc(TA)	TAin Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiout Input Setup Time	200		ns
tsu(taout-tain)	TAin Input Setup Time	200		ns

21.2 Clock Generation Circuit

21.2.1 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met.

	Parameter					
Symbol			Min.	Тур.	Max.	Unit
f(ripple)	Power supply ripple allowable frequency(Vcc	;)			10	kHz
Vp-p(ripple)	Power supply ripple allowabled amplitude	(Vcc=5V)			0.5	V
	voltage	(Vcc=3V)			0.3	V
Vcc(dv/dt)	Power supply ripple rising/falling gradient	(Vcc=5V)			0.3	V/ms
		(Vcc=3V)			0.3	V/ms




Figure 21.1 Voltage Fluctuation Timing

21.4.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to 1 (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to 0 (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to 1 (interrupts enabled) before the interrupt control register is rewrited, due to the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

```
INT_SWITCH1:
```

NOP ; NOP	
FSET I ; Enable interrupts	

The number of NOP instruction is as follows. PM20 = 1 (1 wait) : 2, PM20 = 0 (2 waits): 3

Example 2:Using the dummy read to keep the FSET instruction waiting INT SWITCH2:

•	
I	; Disable interrupts
#00h, 0055h	; Set the TA0IC register to 0016
MEM, R0	; <u>Dummy read</u>
I	; Enable interrupts
	l #00h, 0055h

Example 3:Using the POPC instruction to changing the I flag

INT_SWITCH3	:	5 5
PUSHC	FLG	
FCLR	I	; Disable interrupts
AND.B	#00h, 0055h	; Set the TA0IC register to 0016
POPC	FLG	; Enable interrupts

21.4.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



21.13 Mask ROM Version

21.13.1 Internal ROM Area

In the masked ROM version, do not write to internal ROM area. Writing to the area may increase power consumption.

21.13.2 Reserved Bit

The b3 to b0 in addresses 0FFFFF16 are reserved bits. Set these bits to 11112.



0

ONSF 94

Ρ

P0 to P3 287 P17DDR 290 P6 to P10 287 PACR 166, 289 PCLKR 41 PCR 289 PD0 to PD3 286 PD6 to PD10 286 PDRF 126 **PFCR 128** PLC0 42 PM0 34 PM1 34 PM2 35, 41 PRCR 58 PUR0 to PUR2 288

R

 RMAD0
 77

 RMAD1
 77

 ROCR
 39

 ROMCP
 298

S

S00 247 S0D0 246 SORIC to S2RIC 65 S0TIC to S2TIC 65 S10 249 S1D0 248 S20 247 S2D0 252 S31C 65 S3BRG 207 S3C 207 S3D0 250 S3TRR 207 S4BRG 207 S4C 207 S4D0 251 S4IC 65 S4TRR 207

SAR0 **84** SAR1 **84** SCLDAIC **65**

Т

TA0 to TA4 93 TAOIC to TA4IC 65 TA0MR to TA4MR 92 TA11 119 TA1MR 122 TA2 119 TA21 119 TA2MR 122 TA4 119 TA41 119 TA4MR 122 TABSR 93, 107, 121 TB0 to TB2 107 TB0IC to TB2IC 65 TB0MR to TB2MR 106 TB2 121 TB2MR 122 TB2SC 120, 216 TCR0 84 TCR1 84 **TPRC** 128 TRGSR 94, 121

U

U0BRG to U2BRG 163 U0C0 to U2C0 165 U0C1 to U2C1 166 U0MR to U2MR 164 U0RB to U2RB 163 U0TB to U2TB 163 U2SMR 167 U2SMR2 167 U2SMR3 168 U2SMR4 168 UCON 165 UDF 93

WDC **79** WDTS **79**

REVISION HISTORY

M16C/28 Group(T-ver./V-ver.) Hardware Manual

Rev.	Date		Description
		Page	Summary
		365	• 21.4.6 Rewrite the Interrupt Control Register Example 1 modified
		371	• 21.6.3 Three-phase Motor Control Timer Function newly added
		372	• 21.7.1 Rewrite the G1IR Register Description modified
		373	• 21.7.4 IC/OC Base Timer Interrupt Section newly added
		381	• 21.13.1 Internal ROM Area partially added
		383	• 21.14.9 Interrupts EW Mode 1 Description about watchdog timer interrupt deleted
			• 21.14.10 How to Access partially deleted
			• 21.14.13 Regarding Programming/Erasure Times and Execution Time De- scription partially modified
			Functional Comparison
		-	 Difference between M16C/28 Group and M16C/29 Group (Normal-ver.) is deleted
		388	Appendix 2.1 Difference between M16C/28 Group Normal-ver. and m16C/28
			Group T-ver./V-ver. flash memory added