# E. Renesas Electronics America Inc - M30281FATHP#U3AAC9 Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30281fathp-u3aac9

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Table 4.2 SFR Information(2)<sup>(1)</sup>

Address	Register	Symbol	After Reset
004016			
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	IC/OC 0 interrupt control register	ICOC0IC	XXXXX0002
004616	IC/OC 1 interrupt control register, I <sup>2</sup> C bus interface interrupt control register	ICOC1IC, IICIC	XXXXX0002
004716	IC/OC base timer interrupt control register, SCLSDA interrupt control register	BTIC, SCLDAIC	XXXXX0002
004816	SI/O4 interrupt control register, INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register, INT4 interrupt control register	S3IC, INT4IC	XX00X0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B16	DMA0 interrupt control register	DM0IC	XXXXX0002
004C16	DMA1 interrupt control register	DM1IC	XXXXX0002
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A/D conversion interrupt control register	ADIC	XXXXX0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXXX0002
005016	UART2 receive interrupt control register	S2RIC	XXXXX0002
005116	UART0 transmit interrupt control register	SOTIC	XXXXX0002
005216	UART0 receive interrupt control register	SORIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	Timer A0 interrupt control register	TAOIC	XXXXX0002
005616	Timer A1 interrupt control register	TA1IC	XXXXX0002
005716	I Imer A2 Interrupt control register	I A2IC	XXXXX0002
005816	Timer A3 Interrupt control register		XXXXX0002
005916	Timer A4 interrupt control register		XXXXX0002
005A16	Timer BU interrupt control register		XXXXX0002
005B16	Timer B1 Interrupt control register	TBILC	XXXXX0002
005016	I Imer B2 Interrupt control register	I BZIC	XXXXX0002
005D16	INTO Interrupt control register		XX00X0002
005E16	INT2 interrupt control register		XX00X0002
0000110	IN 12 Interrupt control register		XX00X0002
006140			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
0070			
00701			
007916			
007A16			
007016			
007018			
007F16			
007F16			
· · · ·			I

Note 1: The blank spaces are reserved. No access is allowed.

X : Undefined





Figure 5.2 Reset Sequence

Table 5.1	Pin Status	When R	ESET Pin	Level is	"L"
-----------	------------	--------	----------	----------	-----

Pin Name	Status
P0 to P3, P6 to P10	Input port (high impedance)



Figure 5.3 CPU Register Status After Reset

## 9.4 Interrupt Sequence

An interrupt sequence (the device behavior from the instant an interrupt is accepted to the instant the interrupt routine is executed) is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. **Figure 9.5** shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to 0 (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register<sup>(Note)</sup>.
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to 0 (interrupts disabled).

The D flag is cleared to 0 (single-step interrupt disabled).

The U flag is cleared to 0 (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register<sup>(1)</sup> is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

#### NOTE:

1. This register cannot be used by user.

CPU clock	
Address bus	Address         Undefined <sup>(1)</sup> SP-2         SP-4         vec         vec+2         PC
Data bus	Interrupt information Undefined <sup>(1)</sup> SP-2 SP-4 vec vec+2 contents contents
RD	Undefined <sup>(1)</sup>
$\overline{WR}^{(2)}$	
NOTES: 1. The unde buffer is r 2. When the	fined state depends on the instruction queue buffer. A read cycle occurs when the instruction queue eady to accept instructions. stack is in the internal RAM, the WR signal indicates the write timing by changing high-level to low-level.

Figure 9.5 Time Required for Executing Interrupt Sequence

7 b6 b5 b4 b3	b2 b1 b0	Symbol DM0SL	Addres 03B81	<b>SS</b> 6	After Reset 0016	
		Bit Symbol	Bit Name		Function	RW
		DSEL0				RW
	DSEL1	DMA request cause	Refer to	note (1)	RW	
	l	DSEL2	select bit			RW
-		DSEL3				RW
		(b5-b4)	Nothing is assigned. When read, their content	nen write, s t are 0	set to 0.	_
		DMS	DMA request cause expansion select bit	0: Basic 1: Exten	cause of request ded cause of request	RW
		DSR	Software DMA request bit	A DMA r setting th is 0 (bas DSEL0 a	equest is generated by his bit to 1 when the DMS bit ic cause) and bits DSEL3 to are 00012 (software triager).	RW
NOTE: 1. The cause	es of DMA0	requests can	be selected by a combinat	The valu	e of this bit when read is 0	) in the
NOTE: 1. The cause manner de DSEL3 to DS	es of DMA0 escribed bel	requests can l ow. IS=0(basic c	be selected by a combinat	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02	es of DMA0 escribed bel SEL0 DM Fal	requests can l ow. IS=0(basic c ling edge of	be selected by a combinat ause of request)	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12	es of DMA0 escribed bel SEL0 DM Fal Sof	requests can l ow. S=0(basic c ling edge of tware trigger	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12 0 0 1 02	es of DMA0 escribed bel SEL0 DM Fal Sof Tim	requests can l ow. IS=0(basic c ling edge of tware triggen her A0	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim	requests can l ow. S=0(basic c ling edge of tware triggen ner A0 ner A1	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim	requests can l ow. S=0(basic c ling edge of tware triggen ner A0 ner A1 ner A2	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim	requests can l ow. S=0(basic c ling edge of tware triggen ner A0 ner A1 ner A2 ner A3	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12 0 1 0 12 0 1 0 12 0 1 1 02	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim	requests can l ow. IS=0(basic c ling edge of tware triggen ner A0 ner A1 ner A2 ner A3 ner A4	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1 MO edges of INT0 pin	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12 0 1 0 12 0 1 1 02 0 1 1 12	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim Tim	requests can l ow. IS=0(basic c ling edge of tware triggen ner A0 ner A1 ner A2 ner A3 ner A4 ner B0	be selected by a combinat ause of request) INTO pin	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1 WO edges of INTO pin	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 12 0 0 1 2 0 0 1 2 0 1 0 2 0 1 0 12 0 1 0 12 0 1 0 12 0 1 1 02 0 1 1 12 1 0 0 02	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim Tim	requests can l ow. IS=0(basic c ling edge of tware trigger ter A0 ter A1 ter A2 ter A3 ter A3 ter A4 ter B0 ter B1	be selected by a combinat ause of request) INTO pin	The valu           ion of DMS	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 1 2 0 0 1 2 0 0 1 2 0 1 0 2 0 1 0 2 0 1 0 12 0 1 0 2 0 1 1 02 0 1 1 12 1 0 0 02 1 0 0 12	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim Tim Tim	requests can l ow. IS=0(basic c ling edge of tware trigger ter A0 ter A1 ter A2 ter A3 ter A3 ter A4 ter B0 ter B1 ter B2	be selected by a combinat ause of request) INTO pin	The valu           ion of DMS           D           IC           IC	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1 Wo edges of INT0 pin	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 12 0 0 1 2 0 0 1 2 0 1 02 0 1 02 0 1 02 0 1 02 0 1 1 02 0 1 1 12 1 0 0 02 1 0 0 12 1 0 0 12 1 0 1 02	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim Tim Tim UA	requests can l ow. IS=0(basic c ling edge of tware trigger ter A0 ter A1 ter A2 ter A3 ter A3 ter A4 ter B0 ter B1 ter B1 ter B2 RT0 transmi	be selected by a combinat ause of request) INTO pin	The valu           ion of DMS           D           IC	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1 Wo edges of INT0 pin	) in the
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 12 0 0 12 0 0 1 2 0 1 02 0 1 02 0 1 0 12 0 1 1 02 0 1 1 12 1 0 0 02 1 0 0 12 1 0 1 12 1 0 1 12 1 0 1 12	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim UA UA	requests can l ow. IS=0(basic c ling edge of tware trigger ter A0 ter A1 ter A2 ter A3 ter A3 ter A4 ter B0 ter B1 ter B1 ter B2 RT0 transmi RT0 receive	be selected by a combinat ause of request) INTO pin	The valu           ion of DMS           D           IC	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of COC base timer COC channel 0 COC channel 1 wo edges of INT0 pin	) in the reques
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 12 0 0 12 0 1 02 0 1 02 0 1 02 0 1 02 0 1 1 12 0 0 1 2 1 0 0 02 1 0 0 12 1 0 1 02 1 0 1 12 1 0 1 02 1 0 1 12 1 0 0 2 1 0 1 02 1 0 0 02 1 0 0 1 0 02 1 0 02 1 0 0 02 1 0 0	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim UA UA UA	requests can l ow. IS=0(basic c ling edge of tware trigger ter A0 ter A1 ter A2 ter A3 ter A3 ter B0 ter B1 ter B1 ter B2 RT0 transmi RT0 receive RT2 transmi	be selected by a combinat ause of request) INTO pin r	The valu	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of COC base timer COC channel 0 COC channel 1 Wo edges of INT0 pin COC channel 2 COC channel 3 COC channel 4	) in the reques
NOTE: 1. The cause manner de DSEL3 to DS 0 0 0 02 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12 0 1 0 12 1 0 0 02 1 0 0 12 1 0 1 02 1 0 1 12 1 0 0 2 1 0 1 12 1 0 0 2 1 0 1 12 1 0 0 2 1 0 1 2 1 0 0 2 1 0 1 2	es of DMA0 escribed bel SEL0 DM Fal Sof Tim Tim Tim Tim Tim Tim UA UA UA	requests can l ow. IS=0(basic c ling edge of tware trigger her A0 her A1 her A2 her A3 her A4 her B0 her B1 her B1 her B2 RT0 transmi RT0 receive RT2 transmi RT2 receive	be selected by a combinat ause of request) INTO pin r	The valu           ion of DMS	e of this bit when read is 0 S bit and bits DSEL3 to DSEL0 MS=1(extended cause of C/OC base timer C/OC channel 0 C/OC channel 1 Wo edges of INT0 pin C/OC channel 2 C/OC channel 3 C/OC channel 4 C/OC channel 5	) in the

Figure 11.2 DM0SL Register

UART1 transmit

11112

IC/OC channel 7

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TB0MR	Address to TB1MR 039B16 to	After Reset 039C16 00XX00002	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
· · · · · · · · · · · · · · · · · · ·	TMOD1		0. Timer mode of A/D trigger mode	RW
	MR0	Invalid in A/D trigger mode		RW
	MR1	Either 0 or 1 is enabled		RV
		TB0MR register Set to 0 in A/D trigger mode	3	RV
	MR2	TB1MR register Nothing is assigned. If nece content is undefined	essary, set to 0. When read, its	
	MR3	When write in A/D trigger m mode, the content is undefined	ode, set to 0. When read in A/D trigger ned	RC
·	TCK0	Count source select bit (1)	<sup>b7 b6</sup> 0 0: f1 or f2 0 1: f8	R٧
L	TCK1		1 0: f32 1 1: fC32	RW





#### Figure 12.24 TB2SC Register in A/D Trigger Mode

Register	Bit	Function
G1TMCRj	CTS1 to CTS0	Select time measurement trigger
	DF1 to DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
G1TPRk	-	Setting value of prescaler
G1FS	FSCj	Set to 1 (time measurement function)
G1FE	IFEj	Set to 1 (channel j function enabled)

Table 13.6 Register Settings Associated with the Time Measurement Function

j = 0 to 7 k = 6, 7

Bit configurations and function varys with channels used.

Registers associated with the time measurement function must be set after setting registers associated with the base timer.



Figure 13.19 Time Measurement Function (1)

#### 14.1.1.4 Continuous receive mode

When the UiRRM bit (i=0 to 2) is set to 1 (continuous receive mode), the TI bit in the UiC1 register is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit is set to 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

#### 14.1.1.5 Serial data logic switch function (UART2)

When the U2LCH bit in the U2C1 register is set to 1 (reverse), the data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.13** shows serial data logic.



Figure 14.13 Serial data logic switch timing

#### 14.1.1.6 Transfer clock output from multiple pins function (UART1)

The CLKMD1 to CLKMD0 bits in the UCON register can choose one from two transfer clock output pins. (See **Figure 14.14**) This function is valid when the internal clock is selected for UART1.





#### Figure 15.2 ADCON0 to ADCON2 Registers



<u>╷╷╷╷╷╷┍</u> ╲┥ <sub>┍</sub> ╷╴	] Symbo ADSTA	I Address A TO 03D316 0	After reso	et	
	Bit Symbol	Bit Name		Function	RW
	ADERR0	AN1 trigger status flag	0: AN1 AN0 1: AN1 AN0	trigger did not occur during conversion trigger occured during conversion	RW
	ADERR1	Conversion termination flag	0: Conv 1: Conv Timer	ersion not terminated ersion terminated by r B0 underflow	RV
	(b2)	Nothing is assigned. If nece When read, its content is 0	essary, se	t to 0.	_
	. ADTCSF	Delayed trigger sweep status flag	0: Swee 1: Swee	p not in progress p in progress	RC
	ADSTT0	AN0 conversion status flag	0: AN0 1: AN0	conversion not in progress conversion in progress	RC
	_ ADSTT1	AN1 conversion status flag	0: AN1 ( 1: AN1 (	conversion not in progress conversion in progress	RC
	- ADSTRT0	AN0 conversion completion status flag	0: AN0 1: AN0	conversion not completed conversion completed	RV
	ADSTRT1	AN1 conversion completion status flag	0: AN1 1: AN1	conversion not completed conversion completed	RV
/D Register i (i=0 to	7) Symbo AD0 AD1 AD2 AD3	Address 03C116 to 03C016 03C316 to 03C216 03C516 to 03C416 03C716 to 03C616		fter Reset Indefined Indefined Indefined Indefined	
15) (b8 7 bC	AD4 AD5 AD6 AD7	03C916 to 03C616 03CB16 to 03CA1 03CD16 to 03CC1 03CF16 to 03CE16	6 U 6 U 6 U	Indefined Indefined Indefined	
	AD4 AD5 AD6 AD7	03C916 to 03C616 03CB16 to 03CA1 03CD16 to 03CC1 03CF16 to 03CE16	6 U 6 U 6 U	Indefined Indefined Indefined	
	AD4 AD5 AD6 AD7	03CB16 to 03C616 03CB16 to 03CA10 03CD16 to 03CC1 03CF16 to 03CE16	6 U 6 U 6 U	Indefined Indefined Indefined	
	AD4 AD5 AD6 AD7	03C916 to 03C616 03CB16 to 03C61 03CD16 to 03CC1 03CF16 to 03CE16 b0 When the BITS bit in the Al register is 1 (10-bit mode)	6 U 6 U 6 U Functi DCON1	Indefined Indefined Indefined ON When the BITS bit in the ADCC register is 0 (8-bit mode)	1 N1 F
	AD4 AD5 AD6 AD7	When the BITS bit in the Al register is 1 (10-bit mode) - Eight low-order bits of A/D conversion result	6 U 6 U 6 U Functi DCON1	Indefined Indefined Indefined On When the BITS bit in the ADCC register is 0 (8-bit mode) A/D conversion result	1 N1 F
15) (b6 7 b0	AD4 AD5 AD6 AD7	When the BITS bit in the Al register is 1 (10-bit mode) Eight low-order bits of A/D conversion result	6 U 6 U 6 U DCON1	Indefined Indefined Indefined ON When the BITS bit in the ADCC register is 0 (8-bit mode) A/D conversion result When read, its content is undefined	 N1       

Figure 15.4 ADSTAT0 Register and AD0 to AD7 Registers



Figure 15.7 ADCON0 to ADCON2 Registers in One-Shot Mode

RENESAS



Example in Delayed Trigger Mode 0 (2)

RENESAS



Figure 15.26 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (2)



# 16.3 I<sup>2</sup>C0 Clock Control Register (S20 register)

The S20 register is used to set the ACK control, SCL mode and the SCL frequency.

# 16.3.1 Bits 0 to 4: SCL Frequency Control Bits (CCR0–CCR4)

These bits control the SCL frequency. See Table 16.3 .

# 16.3.2 Bit 5: SCL Mode Specification Bit (FAST MODE)

The FAST MODE bit selects SCL mode. When the FAST MODE bit is set to 0, standard clock mode is entered. When it is set to 1, high-speed clock mode is entered.

When using the high-speed clock mode  $I^2C$  bus standard (400 kbits/s maximum) to connect buses, set the FAST MODE bit to 1 (select SCL mode as high-speed clock mode) and use the  $I^2C$  bus system clock (VIIC) at 4 MHz or more frequency.

# 16.3.3 Bit 6: ACK Bit (ACKBIT)

The ACKBIT bit sets the SDA status when an ACK clock<sup>(1)</sup> is generated. When the ACKBIT bit is set to "0", ACK is returned and te clock applied to SDA becomes "L" when ACK clock is generated. When it is set to 1, ACK is not returned and the clock clock applied to SDA maintains "H" at ACK clock generation.

When the ACKBIT bit is set to 0, the address data is received. When the slave address matches with the address data, SDA becomes "L" automatically (ACK is returned). When the slave address and the address data are not matched, SDA becomes "H" (ACK is not returned).

NOTE:

1. ACK clock: Clock for acknowledgment

# 16.3.4 Bit 7: ACK Clock Bit (ACK-CLK)

The ACK-CLK bit set a clock for data transfer acknowledgement. When the ACK-CLK bit is set to 0, ACK clock is not generated after data is transferred. When it is set to 1, a master generates ACK clock every one-bit data transfer is completed. The device, which transmits address data and control data, leave SDA pin open (apply "H" signal to SDA) when ACK clock is generated. The device which receives data, receives the generated ACKBIT bit.

NOTE:

1.Do not rewrite the S20 register, other than the ACKBIT bit during data transfer. If data is written to other than the ACKBIT bit during transfer, the I<sup>2</sup>C bus clock circuit is reset and the data may not be transferred successfully.

# 16.14 Precautions

(1) Access to the registers of  $\mathsf{I}^2\mathsf{C}$  bus interface circuit

The following is precautions when read or write the control registers of I<sup>2</sup>C bus interface circuit •S00 register

Do not rewrite the S00 register during data transfer. If the bits in the S00 register are rewritten, the bit counter for transfer is reset and data may not be transferred successfully.

•S1D0 register

Bits BC2 o BC0 are set to 0002 when START condition is detected or when 1-byte data transfer is completed. Do not read or write the S1D0 register at this timing. Otherwise, data may be read or written unsuccessfully. **Figures 16.22** and **16.23** show the bit counter reset timing.

## •S20 register

Do not rewrite the S20 register except the ACKBIT bit during transfer. If the bits in the S20 register except ACKBIT bit are rewritten, the I<sup>2</sup>C bus clock circuit is reset and data may be transferred incompletely.

•S3D0 register

Rewrite bits ICK4 to ICK0 in the S3D0 register when the ES0 bit in the S1D0 register is set to 0 ( $I^2C$  bus interface is disabled). When the WIT bit is read, the internal WAIT flag is read. Therefore, do not use the bit managing instruction(read-modify-write instruction) to access the S3D0 register.

## •S10 register

Do not use the bit managing instruction (read-modify-write instruction) because all bits in the S10 register will be changed, depending on the communication conditions. Do not read/write when te communication mode select bits, bits MST and TRX, are changing their value. Otherwise, data may be read or written unsuccessfully. **Figures 16.21** to **16.23** show the timing when bits MST and TRX change.





Figure 18.11 NDDR and P17DDR Registers





Figure 19.17 Circuit Application in Standard Serial I/O Mode 2



#### **Timing Requirements**

# Vcc = 5V

#### (Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

#### Table 20.54 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Grint	
tc(tb)	TBin Input Cycle Time (counted on one edge)	100		ns	
<b>tw</b> (твн)	TBin Input High ("H") Width (counted on one edge)	40		ns	
tw(tbl)	TBin Input Low ("L") Width (counted on one edge)	40		ns	
tc(TB)	TBin Input Cycle Time (counted on both edges)	200		ns	
tw(твн)	TBin Input High ("H") Width (counted on both edges)	80		ns	
tw(TBL)	TBin Input Low ("L") Width (counted on both edges)	80		ns	

#### Table 20.55 Timer B Input (Pulse Period Measurement Mode)

Symbol	Symbol Parameter		Standard	
Symbol			Max.	Unit
tc(TB)	TBin Input Cycle Time	400		ns
<b>tw</b> (твн)	TBin Input High ("H") Width	200		ns
tw(tbl)	TBin Input Low ("L") Width	200		ns

#### Table 20.56 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard	
	Falanlelei	Min.	Max.	
tc(тв)	TBin Input Cycle Time	400		ns
<b>tw</b> (твн)	TBin Input High ("H") Width	200		ns
tw(tbl)	TBin Input Low ("L") Width	200		ns

#### Table 20.57 A/D Trigger Input

Symbol	Parameter	Standard		Linit
		Min.	Max	
tC(AD)	ADTRG Input Cycle Time (required for trigger)	1000		ns
tw(ADL)	ADTRG Input Low ("L") Width	125		ns

#### Table 20.58 Serial I/O

Symbol	Parameter	Standard		Llnit
		Min.	Max.	Unit
<b>tc</b> (СК)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input High ("H") Width	100		ns
tw(CKL)	CLKi Input Low ("L") Width	100		ns
td(C-Q)	TxDi Output Delay Time		80	ns
th(C-Q)	TxDi Hold Time	0		ns
tsu(D-C)	RxDi Input Setup Time	70		ns
th(C-Q)	RxDi Input Hold Time	90		ns

## Table 20.59 External Interrupt INTi Input

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tw(INH)	INTi Input High ("H") Width	250		ns
tw(INL)	INTi Input Low ("L") Width	250		ns

# 21.14.9 Interrupts

EW Mode 0

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced. EW Mode 1

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or auto erase period with erase-suspend function disabled.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

# 21.14.10 How to Access

To set the FMR01, FMR02, FMR11 or FMR16 bit to 1, set the subject bit to 1 immediately after setting to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set the bit to 1. Set the bit when the PM24 bit is set to 1 ( $\overline{\text{NMI}}$  funciton) and a high-level ("H") signal is applied to the  $\overline{\text{NMI}}$  pin.

# 21.14.11 Writing in the User ROM Area

EW Mode 0

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/ O or parallel I/O mode should be used.

EW Mode 1

• Avoid rewriting any block in which the rewrite control program is stored.

# 21.14.12 DMA Transfer

In EW mode 1, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register is set to 0(during the auto program or auto erase period).

# 21.14.13 Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (program command and block erase command).

The software commands are aborted by hardware reset 1,  $\overline{\text{NMI}}$  interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the affected block must be erased before reexecuting the aborted command.

# Appendix 2.2 Difference between M16C/28 Group T-/V-ver. and M16C/29 Group T-/V-ver. (1)

Item	Description	M16C/28(T-ver./V-ver.)	M16C/29(T-ver./V-ver.)
Protection	Function of the PRC0 bit	Enable to set the CM0, CM1, CM2, POCR, PLC0 and PCLKR registers	Enable to set the CM0, CM1, CM2, POCR, PLC0, PCLKR and CCLKR registers
Interrupt	The IFSR20 bit setting in the IFSR2A register	Set to 1	Set to 0
	The b1 bit in the IFSR2A register	Not available (reserved bit)	Interrupt cause switching bit (0: A/D conversion, 1:key input)
	The b2 bit in the IFSR2A register	Not available (reserved bit)	Interrupt cause switching bit (0: CAN0 wake-up/ error)
	Interrupt cause in the Interrupt number 13	Key input interrupt	CAN0 error
	Interrupt cause in the Interrupt number 14	Key input interrupt	A/D, key input interrupt
CAN module	compatible to 2.0B	Not available (all related registers are reserved registers)	Available (1 channel)
Pin Function	2 pins (80-pin/85-pin package), 62 pins (64-pin package)	P93/AN24	P93/AN24/CTX
	3 pins (80-pin/85-pin package), 64 pins (64-pin package)	P92/TB2IN	P92/AN32/TB2IN/CRX
Flash Memory	P93 in standard serial I/O mode	1/0	CTX output

I: Input O: Output I/O: Input and output

NOTE:

 Since the M16C/28 group uses the common emulator used in the M16C/29 group, all the functions are available for M16C/28. When evaluating M16C/28 group, do not access to the SFR which is not built-in the M16C/28 gorup. Refere to hardware manual for details and electrical characteristics.



RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/28 Group (T-ver./V-ver.) Publication Data : Rev.1.00 Dec. 26, 2005 Rev.1.10 Mar. 30, 2007 Published by : Sales Strategic Planning Div. Renesas Technology Corp.

<sup>© 2007.</sup> Renesas Technology Corp., All rights reserved. Printed in Japan.