



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30281fathp-u3aad6

Table of Contents

Quick Reference to Pages Classified by Address	B-1
1. Overview	1
1.1 Features	1
1.1.1 Applications	1
1.1.2 Specifications	2
1.2 Block Diagram	4
1.3 Product List	6
1.4 Pin Configuration	10
1.5 Pin Description	16
2. Central Processing Unit (CPU)	19
2.1 Data Registers (R0, R1, R2 and R3)	19
2.2 Address Registers (A0 and A1)	19
2.3 Frame Base Register (FB)	20
2.4 Interrupt Table Register (INTB)	20
2.5 Program Counter (PC)	20
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	20
2.7 Static Base Register (SB)	20
2.8 Flag Register (FLG)	20
2.8.1 Carry Flag (C Flag)	20
2.8.2 Debug Flag (D Flag)	20
2.8.3 Zero Flag (Z Flag)	20
2.8.4 Sign Flag (S Flag)	20
2.8.5 Register Bank Select Flag (B Flag)	20
2.8.6 Overflow Flag (O Flag)	20
2.8.7 Interrupt Enable Flag (I Flag)	20
2.8.8 Stack Pointer Select Flag (U Flag)	20
2.8.9 Processor Interrupt Priority Level (IPL)	20
2.8.10 Reserved Area	20
3. Memory	21
4. Special Function Register (SFRs)	22

13. Timer S	128
13.1 Base Timer	139
13.1.1 Base Timer Reset Register(G1BTRR)	143
13.2 Interrupt Operation	144
13.3 DMA Support	144
13.4 Time Measurement Function	145
13.5 Waveform Generating Function	149
13.5.1 Single-Phase Waveform Output Mode	150
13.5.2 Phase-Delayed Waveform Output Mode	152
13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode	154
13.6 I/O Port Function Select	156
13.6.1 INPC17 Alternate Input Pin Selection	157
13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17	157
14. Serial I/O	158
14.1 UART _i (i=0 to 2)	158
14.1.1 Clock Synchronous serial I/O Mode	168
14.1.2 Clock Asynchronous Serial I/O (UART) Mode	176
14.1.3 Special Mode 1 (I ² C bus Mode) (UART2)	184
14.1.4 Special Mode 2 (UART2)	194
14.1.5 Special Mode 3 (IEBus mode)(UART2)	198
14.1.6 Special Mode 4 (SIM Mode) (UART2).....	200
14.2 SI/O3 and SI/O4	205
14.2.1 SI/Oi Operation Timing	208
14.2.2 CLK Polarity Selection	208
14.2.3 Functions for Setting an SOUT _i Initial Value	209
15. A/D Converter	210
15.1 Operating Modes	216
15.1.1 One-Shot Mode	216
15.1.2 Repeat mode	218
15.1.3 Single Sweep Mode	220
15.1.4 Repeat Sweep Mode 0	222
15.1.5 Repeat Sweep Mode 1	224
15.1.6 Simultaneous Sample Sweep Mode	226
15.1.7 Delayed Trigger Mode 0	229
15.1.8 Delayed Trigger Mode 1	235
15.2 Resolution Select Function	241
15.3 Sample and Hold	241

Table 1.11 Pin Description (64-Pin and 80-Pin Packages) (Continued)

Classification	Symbol	I/O Type	Function
Timer S	INPC10 to INPC17	I	Input pins for the time measurement function
	OUTC10 to OUTC17	O	Output pins for the waveform generating function
I/O Ports	P00 to P03 P15 to P17 P20 to P27 P30 to P33 P60 to P67 P70 to P77 P80 to P87 P90 to P93 P100 to P107	I/O	CMOS I/O ports which have a direction register determines an individual pin is used as an input port or an output port. A pull-up resistor is selectable for every 4 input ports.

I : Input O : Output I/O : Input and output

7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to 1 (clock modification disabled), the following bits are protected against writes:

- Bits CM02, CM05, and CM07 in CM0 register
- Bits CM10 and CM11 in CM1 register
- CM20 bit in CM2 register
- All bits in the PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is 0 (main clock oscillating) and CM07 bit is 0 (main clock selected for the CPU clock source):

- (1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM2 register).
- (2) Set the PM21 bit in the PM2 register to 1 (disable clock modification).
- (3) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is 1.

7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function detects the re-oscillation after stop of main clock oscillation circuit. When the oscillation stop and re-oscillation detection occurs, the oscillation stop detect function is reset or oscillation stop and re-oscillation detection interrupt is generated, depending on the CM27 bit set in the CM2 register. The oscillation stop detect function is enabled or disabled by the CM20 bit in the CM2 register. **Table 7.8** lists a specification overview of the oscillation stop and re-oscillation detect function.

Table 7.8 Specification Overview of Oscillation Stop and Re-oscillation Detect Function

Item	Specification
Oscillation stop detectable clock and frequency bandwidth	$f(X_{IN}) \geq 2 \text{ MHz}$
Enabling condition for oscillation stop, re-oscillation detection function	Set CM20 bit to 1(enable)
Operation at oscillation stop, re-oscillation detection	<ul style="list-style-type: none"> •Reset occurs (when CM27 bit =0) •Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)

Interrupt Request Register (1)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
								G1IR	033016	Undefined
								Bit Symbol	Bit Name	Function
								G1IR0	Interrupt request, Ch0	0 : No interrupt request 1 : Interrupt requested
								G1IR1	Interrupt request, Ch1	
								G1IR2	Interrupt request, Ch2	
								G1IR3	Interrupt request, Ch3	
								G1IR4	Interrupt request, Ch4	
								G1IR5	Interrupt request, Ch5	
								G1IR6	Interrupt request, Ch6	
								G1IR7	Interrupt request, Ch7	

NOTE:

- When writing 0 to each bit in the G1IR register, use the following instruction:
AND, BCLR

Figure 13.9 G1IR Register

Table 14.7 lists the functions of the input/output pins in UART mode. **Table 14.8** lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Table 14.7 I/O Pin Functions in UART mode⁽¹⁾

Pin Name	Function	Method of Selection
TxD _i (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs "H" when performing reception only)
RxD _i (P62, P66, P71)	Serial data input	PD6_2 bit, PD6_6 bit in the PD6 register and the PD7_1 bit in the PD7 register (Can be used as an input port when performing transmission only)
CLK _i (P61, P65, P72)	Input/output port	Set the CKDIR bit in the UiMR register to 0
	Transfer clock input	Set the CKDIR bit in the UiMR register to 1 Set the PD6_1 bit and PD6_5 bit in the PD6 register to 0, PD7_2 bit in the PD7 register to 0
CTS _i /RTS _i (P60, P64, P73)	CTS input	Set the CRD bit in the UIC0 register to 0 Set the CRS bit in the UIC0 register to 0 Set the PD6_0 bit and PD6_4 bit in the PD6 register to 0, the PD7_3 bit in the PD7 register 0
	RTS output	Set the CRD bit in the UIC0 register to 0 Set the CRS bit in the UIC0 register to 1
	Input/output port	Set the CRD bit in the UIC0 register 1

NOTE:

- When the U1MAP bit in PACR register is set to 1 (P73 to P70), UART1 pin is assigned to P73 to P70.

Table 14.8 P64 Pin Functions in UART mode⁽¹⁾

Pin Function	Bit Set Value				
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1	—	0	0	Input: 0, Output: 1
CTS ₁	0	0	0	0	0
RTS ₁	0	1	0	0	—
CTS ₀ (2)	0	0	1	0	0

NOTES:

- When the U1MAP bit in PACR register is 1 (P73 to P70), this table lists the P70 functions.
- In addition to this, set the CRD bit in the U0C0 register to 0 (CTS₀/RTS₀ enabled) and the CRS bit in the U0C0 register to 1 (RTS₀ selected).

14.1.2.6 $\overline{\text{CTS}}/\overline{\text{RTS}}$ Separate Function (UART0)

This function separates $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$, outputs $\overline{\text{RTS}}_0$ from the P60 pin, and accepts as input the $\overline{\text{CTS}}_0$ from the P64 pin or P70 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- The CRS bit in the U0C0 register is set to 1 (outputs UART0 $\overline{\text{RTS}}$)
- The CRD bit in the U1C0 register is set to 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- The CRS bit in the U1C0 register is set to 0 (inputs UART1 $\overline{\text{CTS}}$)
- The RCSP bit in the UCON register is set to 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin or P70 pin)
- The CLKMD1 bit in the UCON register is set to 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function cannot be used.




Figure 14.21 CTS/RTS Separate Function

14.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition-detected interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.




Figure 14.24 Detection of Start and Stop Condition

14.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start).

The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).

(2) Set the STSPSEL bit in the U2SMR4 register to 1 (output).

Make sure that no interrupts or DMA transfers will occur between (1) and (2).

The function of the STSPSEL bit is shown in **Table 14.14** and **Figure 14.25**.

14.2 SI/O3 and SI/O4

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 14.35 shows the block diagram of SI/O3 and SI/O4, and **Figure 14.36** shows the SI/O3 and SI/O4-related registers.

Table 14.20 shows the specifications of SI/O3 and SI/O4.




Figure 14.35 SI/O3 and SI/O4 Block Diagram


A/D Trigger Control Register ⁽¹⁾							
b7	b6	b5	b4	b3	b2	b1	b0
				Symbol ADTRGCON	Address 03D2 ₁₆	After Reset 0016	
Bit Symbol	Bit Name		Function			RW	
SSE	A/D operation mode select bit 2		Simultaneous sample sweep mode or delayed trigger mode 0, 1			RW	
DTE	A/D operation mode select bit 3		Delayed trigger mode 0, 1			RW	
HPTRG0	AN0 trigger select bit		See Table 15.11			RW	
HPTRG1	AN1 trigger select bit		See Table 15.11			RW	
(b7-b4)	Nothing is assigned. If necessary, set to 0. When read, the content is 0.					—	

NOTE:
 1. If ADTRGCON is rewritten during A/D conversion, the conversion result will be undefined.

Figure 15.23 ADTRGCON Register in Delayed Trigger Mode 0

Table 15.11 Trigger Select Bit Setting in Delayed Trigger Mode 0

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	0	1	1	Timer B0, B1 underflow

I²C0 Control Register 1Symbol
S3D0Address
02E616After Reset
001100002

Bit Symbol	Bit Name	Function	RW
SIM	The interrupt enable bit for STOP condition detection	0: Disable the I ² C bus interface interrupt of STOP condition detection 1: Enable the I ² C bus interface interrupt of STOP condition detection	RW
WIT	The interrupt enable bit for data receive completion	0: Disable the I ² C bus interface interrupt of data receive completion 1: Enable the I ² C bus interface interrupt of data receive completion When setting NACK (ACK bit = 0), write 0	RW
PED	SDA/port function switch bit ⁽¹⁾	0: SDA I/O pin 1: Port output pin	RW
PEC	SCL/port function switch bit ⁽¹⁾	0: SCL I/O pin 1: Port output pin	RW
SDAM	The logic value monitor bit of SDA output	0: SDA output logic value = 0 1: SDA output logic value = 1	RO
SCLM	The logic value monitor bit of SCL output	0: SCL output logic value = 0 1: SCL output logic value = 1	RO
ICK0	I ² C bus system clock selection bits, if bits ICK4 to ICK2 in the S4D0 register is 0002	b7 b6 0 0 : Viic =1/2fIIC 0 1 : Viic =1/4fIIC 1 0 : Viic =1/8fIIC 1 1 : Reserved	RW
ICK1			RW

NOTE:

1. Bits PED and PEC are enabled when the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled).
2. When the PCLK0 bit in the PCLKR register is set to 0, fIIC=f2. When the PCLK0 bit in the PCLKR register is set to 1, fIIC=f1.

Figure 16.6 S3D0 Register

16.5 I²C0 Status Register (S10 register)

The S10 register monitors the I²C bus interface status. When using the S10 register to check the status, use the 6 low-order bits for read only.

16.5.1 Bit 0: Last Receive Bit (LRB)

The LRB bit stores the last bit value of received data. It can also be used to confirm whether ACK is received. If the ACK-CLK bit in the S20 register is set to 1 (with ACK clock) and ACK is returned when the ACK clock is generated, the LRB bit is set to 0. If ACK is not returned, the LRB bit is set to 1. When the ACK-CLK bit is set to 0 (no ACK clock), the last bit value of received data is input. When writing data to the S00 register, the LRB bit is set to 0.

16.5.2 Bit 1: General Call Detection Flag (ADR0)

When the ALS bit in the S1D0 register is set to 0 (addressing format), this ADR0 flag is set to 1 by receiving the general calls⁽¹⁾, whose address data are all 0, in slave mode.

The ADR0 flag is set to 0 when STOP or START conditions are detected or when the IHR bit in the S1D0 register is set to 1 (reset).

NOTE:

1. General call: A master device transmits the general call address 0016 to all slaves. When the master device transmits the general call, all slave devices receive the controlled data after general call.

16.5.3 Bit 2: Slave Address Comparison Flag (AAS)

The AAS flag indicates a comparison result of the slave address data after enabled by setting the ALS bit in the S1D0 register to 0 (addressing format).

The AAS flag is set to 1 when the 7 bits of the address data are matched with the slave address stored into the S0D0 register, or when a general call is received, in slave receive mode. The AAS flag is set to 0 by writing data to the S00 register. When the ES0 bit in the S1D0 register is set to 0 (I²C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AAS flag is also set to 0.

16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)⁽¹⁾

In master transmit mode, if an "L" signal is applied to the SDA pin by other than the MCU, the AL flag is set to 1 by determining that the arbitration is lost and the TRX bit in the S10 register is set to 0 (receive mode) at the same time. The MST bit in the S10 register is set to 0 (slave mode) after transferring the bytes which lost the arbitration.

The arbitration lost can be detected only in master transmit mode. When writing data to the S00 register, the AL flag is set to 0. When the ES0 bit in the S1D0 register is set to 0 (I²C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AL flag is set to 0.

NOTE:

1. Arbitration lost: communication disabled as a master

16.13.2 Example of Slave Receive

For example, a slave receives data as shown below when following conditions are met: high-speed clock mode, SCL frequency of 400 kHz, ACK clock added and addressing format.

- 1) Set a slave address in the 7 high-order bits in the S0D0 register
- 2) Set A516 to the S20 register, 0002 to bits ICK4 to ICK2 in the S4D0 register, and 0016 to the S3D0 register to generate an ACK clock and set SCL clock frequency at 400kHz ($f_1 = 8 \text{ MHz}$, $f_{I^2C} = f_1$)
- 3) Set 0016 to the S10 register to reset transmit/receive mode
- 4) Set 0816 to the S1D0 register to enable data communication
- 5) When a START condition is received, addresses are compared
- 6) •When the transmitted addresses are all 0 (general call), the ADR0 bit in the S10 register is set to 1 and an I²C bus interface interrupt request signal is generated.
•When the transmitted addresses match with the address set in 1), the ASS bit in the S10 register is set to 1 and an I²C bus interface interrupt request signal is generated.
•In other cases, bits ADR0 and AAS are set to 0 and I²C bus interface interrupt request signal is not generated.
- 7) Write dummy data to the S00 register.
- 8) After receiving 1-byte data, an ACK-CLK bit is automatically returned and an I²C bus interface interrupt request signal is generated.
- 9) To determine whether the ACK should be returned depending on contents in the received data, set dummy data to the S00 register to receive data after setting the WIT bit in the S3D0 register to 1 (enable the I²C bus interface interrupt of data receive completion). Because the I²C bus interface interrupt is generated when the 1-byte data is received, set the ACKBIT bit to 1 or 0 to output a signal from the ACKBIT bit.
- 10) When receiving more than 1-byte control data, repeat steps 7) and 8) or 7) and 9).
- 11) When a STOP condition is detected, the communication is ended.

NMI Digital Debounce Register (1,2)			
b7	b0	Symbol NDDR	Address 033E ₁₆
			After Reset FF ₁₆
Function			
If the set value =n, - n = 0 to FE ₁₆ ; a signal with pulse width, greater than $(n+1)/f8$, is input into NMI / SD - n = FF ₁₆ ; the digital debounce filter is disabled and all signals are input			
		Setting Range 00 ₁₆ to FF ₁₆	RW

NOTES:

1. Set the PACR register by the next instruction after setting the PRC2 bit in the PRCR register to 1 (write enable).
2. When using the NMI interrupt to exit from stop mode, set the NDDR register to FF₁₆ before entering stop mode.

P17 Digital Debounce Register ⁽¹⁾			
b7	b0	Symbol P17DDR	Address 033F ₁₆
			After Reset FF ₁₆
Function			
If the set value =n, - n = 0 to FE ₁₆ ; a signal with pulse width, greater than $(n+1)/f8$, is input into INPC17/ INT5 - n = FF ₁₆ ; the digital debounce filter is disabled and all signals are input			
		Setting Range 00 ₁₆ to FF ₁₆	RW

NOTE:

1. When using the INT5 interrupt to exit from stop mode, set the P17DDR register to FF₁₆ before entering stop mode.

Figure 18.11 NDDR and P17DDR Registers

Table 20.41 A/D Conversion Characteristics (1)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	$V_{REF} = V_{CC}$			10	Bits
INL	Integral Nonlinearity Error	10 bit	$V_{REF} = V_{CC} = 5 \text{ V}$		± 3	LSB
		8 bit	$V_{REF} = V_{CC} = 5 \text{ V}$		± 2	LSB
-	Absolute Accuracy	10 bit	$V_{REF} = V_{CC} = 5 \text{ V}$		± 3	LSB
		8 bit	$V_{REF} = V_{CC} = 5 \text{ V}$		± 2	LSB
DNL	Differential Nonlinearity Error				± 1	LSB
-	Offset Error				± 3	LSB
-	Gain Error				± 3	LSB
R _{LADDER}	Resistor Ladder	$V_{REF} = V_{CC}$	10		40	kΩ
t _{CONV}	10-bit Conversion Time Sample & Hold Function Available	$V_{REF} = V_{CC} = 5 \text{ V}$, φAD = 10 MHz	3.3			μs
t _{CONV}	8-bit Conversion Time Sample & Hold Function Available	$V_{REF} = V_{CC} = 5 \text{ V}$, φAD = 10 MHz	2.8			μs
V _{REF}	Reference Voltage		2.0		V _{CC}	V
V _{IA}	Analog Input Voltage		0		V _{REF}	V

NOTES:

1. Referenced to $V_{CC} = AV_{CC} = V_{REF} = 4.2$ to 5.5 V , $V_{SS} = AV_{SS} = 0 \text{ V}$ at $T_{opr} = -40$ to 125°C unless otherwise specified.
2. Keep φAD frequency at 10 MHz or less.
3. When sample & hold function is disabled, keep φAD frequency at 250kHz or more in addition to the limitation in Note 2.
When sample & hold function is enabled, keep φAD frequency at 1MHz or more in addition to the limitation in Note 2.
4. When sample & hold function is enabled, sampling time is 3/ φAD frequency.
When sample & hold function is disabled, sampling time is 2/ φAD frequency.

V_{CC} = 5V**Table 20.46 Electrical Characteristics (2) ⁽¹⁾**

Symbol	Parameter	Measurement Condition			Standard		Unit
			Min.	Typ.	Max.		
I _{CC}	Power Supply Current (V _{CC} = 4.2 to 5.5 V)	Output pins are left open and other pins are connected to V _{SS}	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25 mA
				On-chip oscillation f _{2(ROC)} selected, f(BCLK) = 1 MHz		2	mA
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25 mA
				f(BCLK) = 16 MHz, main clock, no division		14	20 mA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz		2	mA
			Flash memory program	f(BCLK) = 10 MHz, V _{CC} = 5.0 V		11	mA
				f(BCLK) = 10 MHz, V _{CC} = 5.0 V		11	mA
			Mask ROM	f(X _{CIN}) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25	μA
				On-chip oscillation f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50	μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25	μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450	μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50	μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5	μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3	μA
				While clock stops, Topr = 25°C		0.8	3 μA

NOTES:

1. Referenced to V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V at Topr = -40 to 105 °C, f(BCLK) = 20 MHz / V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V at Topr = -40 to 125 °C, f(BCLK) = 16 MHz, unless otherwise specified.

2. With one timer operates, using f_{C32}.

3. This indicates the memory in which the program to be executed exists.

V_{CC} = 5V**Timing Requirements**(V_{CC}=5V, V_{SS}=0V, at T_{OPR}=-40 to 125°C unless otherwise specified)**Table 20.48 Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	100		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	40		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	40		ns

Table 20.49 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	400		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	200		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	200		ns

Table 20.50 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	200		ns
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	100		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	100		ns

Table 20.51 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(TAH)}	TA _{iIN} Input High ("H") Width	100		ns
t _{W(TAL)}	TA _{iIN} Input Low ("L") Width	100		ns

Table 20.52 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(UP)}	TA _{iOUT} Input Cycle Time	2000		ns
t _{W(UPH)}	TA _{iOUT} Input High ("H") Width	1000		ns
t _{W(UPL)}	TA _{iOUT} Input Low ("L") Width	1000		ns
t _{SU(UP-TIN)}	TA _{iOUT} Input Setup Time	400		ns
t _{H(TIN-UP)}	TA _{iOUT} Input Hold Time	400		ns

Table 20.53 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TA)}	TA _{iIN} Input Cycle Time	800		ns
t _{SU(TAIN-TAOUT)}	TA _{iOUT} Input Setup Time	200		ns
t _{SU(TAOUT-TAIN)}	TA _{iIN} Input Setup Time	200		ns

$V_{CC} = 5V$ **Timing Requirements**(V_{CC}=5V, V_{SS}=0V, at T_{OPR}=-40 to 125°C unless otherwise specified)**Table 20.54 Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time (counted on one edge)	100		ns
t _{W(TBH)}	TBiN Input High ("H") Width (counted on one edge)	40		ns
t _{W(TBL)}	TBiN Input Low ("L") Width (counted on one edge)	40		ns
t _{C(TB)}	TBiN Input Cycle Time (counted on both edges)	200		ns
t _{W(TBH)}	TBiN Input High ("H") Width (counted on both edges)	80		ns
t _{W(TBL)}	TBiN Input Low ("L") Width (counted on both edges)	80		ns

Table 20.55 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time	400		ns
t _{W(TBH)}	TBiN Input High ("H") Width	200		ns
t _{W(TBL)}	TBiN Input Low ("L") Width	200		ns

Table 20.56 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TB)}	TBiN Input Cycle Time	400		ns
t _{W(TBH)}	TBiN Input High ("H") Width	200		ns
t _{W(TBL)}	TBiN Input Low ("L") Width	200		ns

Table 20.57 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(AD)}	AD _{TRG} Input Cycle Time (required for trigger)	1000		ns
t _{W(ADL)}	AD _{TRG} Input Low ("L") Width	125		ns

Table 20.58 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(CK)}	CLKi Input Cycle Time	200		ns
t _{W(CKH)}	CLKi Input High ("H") Width	100		ns
t _{W(CKL)}	CLKi Input Low ("L") Width	100		ns
t _{D(C-Q)}	TxDi Output Delay Time		80	ns
t _{H(C-Q)}	TxDi Hold Time	0		ns
t _{SU(D-C)}	RxDi Input Setup Time	70		ns
t _{H(C-Q)}	RxDi Input Hold Time	90		ns

Table 20.59 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{W(INH)}	INTi Input High ("H") Width	250		ns
t _{W(INL)}	INTi Input Low ("L") Width	250		ns

21.13 Mask ROM Version

21.13.1 Internal ROM Area

In the masked ROM version, do not write to internal ROM area. Writing to the area may increase power consumption.

21.13.2 Reserved Bit

The b3 to b0 in addresses $0FFFFF_{16}$ are reserved bits. Set these bits to 11112.

**RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
HARDWARE MANUAL
M16C/28 Group (T-ver./V-ver.)**

Publication Data : Rev.1.00 Dec. 26, 2005
Rev.1.10 Mar. 30, 2007

Published by : Sales Strategic Planning Div.
Renesas Technology Corp.
