# E. Renesas Electronics America Inc - M30281FATHP#U3AAD7 Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	
Data Converters	•
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30281fathp-u3aad7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1)	Register Names, Bit Names, and Pin Names Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories. Examples the PM03 bit in the PM0 register
	P3_5 pin, VCC pin
(2)	Notation of Numbers The indication "2" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "16" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format. Examples Binary: 112 Hexadecimal: EFA016

Decimal: 1234

## 7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source by program. **Figure 7.13** shows the procedure for switching the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes 1. When the CM22 bit is set at 1, oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to 0 by program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is 1, an oscillation stop, re-oscillation
  detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In
  this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred,
  the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to 0 (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to 0 (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated by program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to 0.



Figure 7.13 Procedure to Switch Clock Source From On-chip Oscillator to Main Clock



Figure 9.3 Interrupt Control Registers



# 9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. **Figure 9.7** shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 9.7 Stack Status Before and After Acceptance of Interrupt Request



DMA1 Request Cause Select Register								
		Symbol DM1SL		Addres 03BA16	s After Reset			
		Bit Symbol	Bit	Name	Function	RW		
		DSELO				PW/		
			DMA requ	est cause	Refer to note (1)			
		DSEL1				RW		
			-					
		DSELS				RVV		
(b5-b4			Nothing is assigned. If necessary, set to 0. When read, their contents are 0					
	DMS			est cause select bit	0: Basic cause of request 1: Extended cause of requ	est		
<u>.</u>	DSR		Software I request bit	DMA t	A DMA request is generate setting this bit to 1 when th is 0 (basic cause) and the I DSEL0 bits are 00012 (software trigger). The value of this bit when r	d by e DMS bit DSEL3 to RW ead is 0		
NOTES: 1. The ca manne	auses of DMA1 re er described belov	quests can be v.	selected by	a combinatior	of DMS bit and bits DSEL3	to DSEL0 in the		
DSEL3 to D	SEL0 DMS=0(bas	<u>sic cause of requ</u> e of INT1 pin	uestj	DMS=1(exte	nded cause of request) timer			
00012	Software tri	gger		-				
00102	Timer A0 Timer A1			IC/OC chan IC/OC chan	nel 0 nel 1			
01002	Timer A2			-				
01012	Timer A3			SI/03 SI/04				
01112	Timer B0			Two edges (	of INT1			
10002	Timer B1			_				
10102	UART0 trar	nsmit		IC/OC chan	nel 2			
10112	UART0 rec	eive		IC/OC chan	nel 3			
11002	UART2 tran	nsmit		IC/OC chan	nel 4			
11012	A/D conver	eive/ACK2		IC/OC chan				
1 1 1 12	UART1 rec	eive		IC/OC chan	nel 7			
DIVIAI COI	III OI Register(ii	=0,1)						
	b4 b3 b2 b1 b0	DM0CON DM1CON	N N	Addres 002C16 003C16	s After Reset 00000X002 00000X002			
		Bit Symbol	Bi	it Name	Function	RW		
		DMBIT	Transfer u	nit bit select bi	0: 16 bits 1: 8 bits	RW		
	DMASL		Repeat tra select bit	insfer mode	0: Single transfer 1: Repeat transfer	RW		
		DMAS	DMA requ	est bit	0: DMA not requested 1: DMA requested	RW (1)		
		DMAE	DMA enab	ole bit	0: Disabled 1: Enabled	RW		
	<u></u>	DSD	Source ad select bit (	dress direction	0: Fixed 1: Forward	RW		
		DAD	Destination direction s	n address elect bit <sup>(2)</sup>	0: Fixed 1: Forward	RW		
(b7-b6)			Nothing is assigned. If necessary, set to 0. When read, their contents are 0			en		

NOTES:

The DMAS bit can be set to 0 by writing 0 by program (This bit remains unchanged even if 1 is written).
 At least one of bits DAD and DSD must be set to 0 (address direction fixed).

#### Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers



Figure 13.3 G1DV Register and G1BCR1 Register



Figure 13.23 Phase-delayed Waveform Output Mode



Figure 14.17 Receive Operation

### 14.1.2.1 Bit Rates

In UART mode, the frequency set by the UiBRG register (i=0 to 2) divided by 16 become the bit rates. **Table 14.9** lists example of bit rate and settings.

Bit Rate	Count Source	Peripheral Function	Clock : 16MHz	Peripheral Function	Clock : 20MHz
(bps)	of BRG	Set Value of BRG : n	Actual Time (bps)	Set Value of BRG : n	Actual Time (bps)
1200	f8	103(67h)	1202	129(81h)	1202
2400	f8	51(33h)	2404	64(40h)	2404
4800	f8	25(19h)	4808	32(20h)	4735
9600	f1	103(67h)	9615	129(81h)	9615
14400	f1	68(44h)	14493	86(56h)	14368
19200	f1	51(33h)	19231	64(40h)	19231
28800	f1	34(22h)	28571	42(2Ah)	29070
31250	f1	31(1Fh)	31250	39(27h)	31250
38400	f1	25(19h)	38462	32(20h)	37879
51200	f1	19(13h)	50000	24(18h)	50000

Table 14.9	Example of	Bit Rates and	Settings



#### Figure 15.11 ADCON0 to ADCON2 Registers in Single Sweep Mode



Figure 15.17 ADCON0 to ADCON2 Registers in Simultaneous Sample Sweep Mode

Scl _	7 clock	8 clock	ACK			1 clock		
SDA -	7 bit	8 bit	ACK bit		λ	1 bit	χ	
	/		/\		/	\	/ (	
ACKBIT bit								
PIN flag								
Internal WAIT flag								
I <sup>2</sup> C bus interface								
interrupt request signal					; П			
The writing signal of								
receive mode, ACK	bit = 1 WIT	bit = 1	]	A	CK			
receive mode, ACK	bit = 1 WIT 7 clock 7 bit	bit = 1 8 clock	1 X	Ai	CK Dock			it X
receive mode, ACK	bit = 1 WIT	bit = 1 8 clock 8 bit	X		CK Dock			itX
ACKBIT bit	bit = 1 WIT	bit = 1 8 clock	L X		CK			itX
ACKBIT bit Internal WAIT flag	bit = 1 WIT	bit = 1 8 clock 8 bit	L X		CK			itX
Internal WAIT flag	bit = 1 WIT	bit = 1 8 clock 8 bit	1)		CK Jock			itX
Interstot register	bit = 1 WIT	bit = 1 8 clock 8 bit	1)		2)			it X

Figure 16.12 The timing of the interrupt generation at the completion of the data receive

## 16.6.3 Bits 2,3 : Port Function Select Bits PED, PEC

If the ES0 bit in the S1D0 register is set to 1 (I<sup>2</sup>C bus interface enabled), the SDAMM functions as an output port. When the PED bit is set to 1 and the SCLMM functions as an output port when the PEC bit is set to 1. Then the setting values of bits P2\_0 and P2\_1 in the port P2 register are output to the I<sup>2</sup>C bus, regardless of he internal SCL/SDA output signals. (SCL/SDA pins are onnected to I<sup>2</sup>C bus interface circuit)

The bus data can be read by reading the port pi direction register in input mode, regardless of the setting values of the PED and PEC bits. **Table 16.5** shows the port specification.

Pin Name	ES9 Bit	PED Bit	P20 Port Direction Register	Function			
	0	-	0/1	Port I/O function			
P20	1	0	-	SDA I/O function			
	1 1 -		-	SDA input function, port output function			
Pin Name	ES0 Bit	PEC Bit	P21 Port Direction Register	Function			
	0	-	0/1	Port I/O function			
P21	1	0	-	ScL I/O function			
	1	1	-	ScL input function, port output funcion			

#### **Table 16.5 Port specifications**





Figure 18.3 I/O Ports (3)



Figure 18.5 I/O Pins





Figure 20.4 Timing Diagram (1)

### Table 20.45 Electrical Characteristics <sup>(1)</sup>

# Vcc = 5V

Symbol		Parameter			Condition	Standard			Linit
Symbol		Falai	netei		Condition	Min.	Тур.	Max.	Unit
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Ioн=-5mA	Vcc-2.0		Vcc	V
	( H ) Voltage	P70 to P77, P80 to P87, F	P90 to P93	, P9₅ to P9⁊, P10₀ to P107					
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон=-200μА	Vcc-0.3		Vcc	V
-		P70 to P77, P80 to P87, F	P90 to P93	, P95 to P97, P100 to P107					
	Output High (	"H") Voltage	Хал	High Power	loн=-1mA	Vcc-2.0		Vcc	v
Vou	ouput ngn (	iii) volkago	1001	Low Power	loн=-0.5mA	Vcc-2.0		Vcc	
VON	Output Lligh (	"Ll"\\/oltogo	Voor	High Power	No load applied		2.5		V
	Output High (	n) voltage	<b>A</b> 0001	Low Power	No load applied		1.6		V
Vol	Output Low	P00 to P07, P10 to P17, F	17, P20 to P27, P30 to P37, P60 to P67, I0L=5mA				2.0	V	
	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	, P95 to P97, P100 to P107	7				
Va	Output Low	P00 to P07, P10 to P17, F	P20 to P27	, P30 to P37, P60 to P67,	Ιο.=200μΑ			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	, P95 to P97, P100 to P107					
	Output Low ("L") Voltage		Var	High Power	lo∟=1mA			2.0	V
			Xour	Low Power	lo∟=0.5mA			2.0	V
VOL	0			High Power	No load applied		0		
		'L") Voltage	XCOUT	Low Power	No load applied		0		
Vt <del>+-</del> Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTo-IN	T5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLKo-CLK2, TA2our-TA4our, KIo-KI3, Rxoo-							
		Rxd2, Sin3, Sin4							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+-Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	VI=5V			5.0	μA
	("H") Current	P70 to P77, P80 to P87, F	7, P9₀ to P9₃, P9₅ to P9⁊, P10₀ to P107						
		XIN, RESET, CNVss							
lı∟	Input Low	P00 to P07, P10 to P17, F	P20 to P27	, P30 to P37, P60 to P67,	VI=0V			-5.0	μA
	("L") Current	P70 to P77, P80 to P87, F	P90 to P93	, P95 to P97, P10₀ to P107					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	VI=0V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	P90 to P93	, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	XIN				1.5		MΩ
Rfxcin	Feedback Re	sistance	XCIN				15		MΩ
VRAM	RAM Standby	v Voltage			In stop mode	2.0			V

NOTES:

1. Referenced to V $\infty$ =4.2 to 5.5V, Vss=0V at Topr=-40 to 105 ° C, f(BCLK)=20MHz / V $\infty$ =4.2 to 5.5V, Vss=0V at Topr= -40 to 125 ° C, f(BCLK)=16MHz, unless otherwise specified.

# 21.2 Clock Generation Circuit

# 21.2.1 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met.

Quarter			Linit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
f(ripple)	Power supply ripple allowable frequency(Vcc)			10	kHz	
Vp-p(ripple)	Power supply ripple allowabled amplitude	(Vcc=5V)			0.5	V
	voltage	(Vcc=3V)			0.3	V
VCC( DV/DT )	Power supply ripple rising/falling gradient	(Vcc=5V)			0.3	V/ms
		(Vcc=3V)			0.3	V/ms



Figure 21.1 Voltage Fluctuation Timing

# 21.7 Timer S

# 21.7.1 Rewrite the G1IR Register

Bits in the G1IR register are not automatically set to 0 (no interrupt requested) even if a requested interrupt is acknowledged. Set each bit to 0 by program after the interrupt requests are verified.

The IC/OC interrupt is generated when any bit in the G1IR register is set to 1 (interrupt requested) after all the bits are set to 0. If conditions to generate an interrupt are met when the G1IR register holds the value other than 0016, the IC/OC interrupt request will not be generated. In order to enable an IC/OC interrupt request again, clear the G1IR register to 0016. Use the following instructions to set each bit in the G1IR register to 0.

Subject instructions: AND, BCLR

Figure 21.4 shows an example of IC/OC interrupt i processing.



Figure 21.4 IC/OC Interrupt i Flow Chart

- 8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
  - When operating in one-shot, single-sweep mode, simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode 1:

Check to see that A/D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A/D conversion is completed.)

- When operating in repeat mode or repeat sweep mode 0 or 1: Use the main clock for CPU clock directly without dividing it.
- 9. If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to 0 (A/D conversion halted), the conversion result of the A/D converter is undefined. The contents of ADi registers irrelevant to A/D conversion may also become undefined. If while A/D conversion is underway the ADST bit is cleared to 0 in a program, ignore the values of all ADi registers.
- 10. When setting the ADST bit in the ADCON register to 0 and terminating forcefully by a program in single sweep conversion mode, A/D delayed trigger mode 0 and A/D delayed trigger mode 1 during A/D converting operation, the A/D interrupt request may be generated. If this causes a problem, set the ADST bit to 0 after an interrupt is disabled.

# 21.10 Multi-master I<sup>2</sup>C bus Interface

### 21.10.1 Writing to the S00 Register

When the start condition is not generated, the SCL pin may output the short low-signal ("L") by setting the S00 register. Set the register when the SCL pin outputs an "L" signal.

# 21.10.2 AL Flag

When the arbitration lost is generated and the AL flag in the S10 register is set to 1 (detected), the AL flag can be cleared to 0 (not detected) by writing a transmit data to the S00 register. The AL flag should be cleared at the timing when master geneates the start condition to start a new transfer.



### 21.14.14 Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100 1,000 10,000) each block can be erased n times. For example, if a 2K byte block A is erased after writing 1 word data 1024 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same adrress more than once without erasing the block. (Rewrite prohibited)

### 21.14.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle product (U7)

When Block A or B E/W cycles exceed 100, set the FMR17 bit in the FMR1 register to 1 (1 wait) to select one wait state per block access for U7. When FMR17 is set to 1, one wait state is inserted per access to Block A or B - regardless of the value of PM17. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by PM17 - regardless of the FMR17 bit setting.

To use the limited number of erasure efficiently, write to unused address within the block instead of rewite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times before erase becomes necessary.

Maintaining an equal number of erasure between Block A and B will also improve efficiency.

We recommend keeping track of the number of times erasure is used.

### 21.14.16 Boot Mode

An undefined value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin. When setting the CNVss pin to "H", the following procedure is required:

(1) Apply an "L" signal to the RESET pin and the CNVss pin.

- (2) Bring Vcc to more than 2.7V, and wait at least 2msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the RESET pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.