

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

* Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	TriCore™
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBIÆMI, FIFO, I²C, IrDA, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	72
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	144K x 8
Voltage - Supply (Vcc/Vdd)	1.43V ~ 1.58V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package /Case	208-LBGA
Supplier Device Package	P-LBGA-208-2
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-tc1115-l100eb-g-bb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Adibn					Gedelen
T b 2-1	PiD ieFi o				(cont'd)
Sbyn Ph	In	Otu	PU/ PD ¹⁾		
P1.7	B13	l O	PUC	SWCFG7 OCDSA_7	Software configuration 7 OCDS L2 Debug Line A7
P1.8	A13	l O	PUC	SWCFG8 OCDSA_8	Software configuration 8 OCDS L2 Debug Line A8
P1.9	A14	l O	PUC	SWCFG9 OCDSA_9	Software configuration 9 OCDS L2 Debug Line A9
P1.10	B14	l O	PUC	SWCFG10 OCDSA_10	Software configuration 10 OCDS L2 Debug Line A10
P1.11	C14	 0 0	PUC	SWCFG11 OCDSA_11 SLSO0 1	Software configuration 11 OCDS L2 Debug Line A1 SSC0 Slave Select output 1
P1.12	F13	 0 0	PUC	SWCFG12 OCDSA_12 SLSO1_1	Software configuration 12 OCDS L2 Debug Line A12 SSC1 Slave Select output 1
P1.13	E14	 0 0	PUC	SWCFG13 OCDSA_13 SLSO0_2	Software configuration 13 OCDS L2 Debug Line A13 SSC0 Slave Select output 2
P1.14	D14	0 I 0	PUC	SLSO1_2 SWCFG14 OCDSA_14	SSC1 Slave Select output 2 Software configuration 14 OCDS L2 Debug Line A14
P1.15	F14	 0 0	PUC	SLSI0 RMW SWCFG15 OCDSA_15	SSC0 Slave Select Input EBU Read Modify Write Software configuration 15 OCDS L2 Debug Line A15



Adibn

G**bDidið**n

T b 2-1	PiD ieFi o				(cont'd)
Sbyn Ph	In	Otu	PU/ PD ¹⁾	Fib	
P3		I/O		Ptß	
				port which car	-bit bi-directional general purpose I/O n be alternatively used for MLI1, CCU61, DCDS Level 2 debug lines.
P3.0	A15	0	PUC	OCDSB_0 COUT61_3	OCDS L2 Debug Line B0
P3.1	B15	0 0 I/0	PUC	OCDSB_1 CC61_0	CCU61 compare channel 3 output OCDS L2 Debug Line B1 CCU61 input/output of capture/
P3.2	D15	0	PUC	OCDSB_2 COUT61_0	compare channel 0 OCDS L2 Debug Line B2 CCU61 output of capture/compare
P3.3	E15	0	PUC	OCDSB_3	channel 0 OCDS L2 Debug Line B3
		I/O		CC61_1	CCU61 input/output of capture/ compare channel 1
P3.4	G14	0 0	PUC	OCDSB_4 COUT61_1	OCDS L2 Debug Line B4 CCU61 output of capture/compare
P3.5	G15	0 I/O	PUC	OCDSB_5 CC61_2	channel 1 OCDS L2 Debug Line B5 CCU61 input/output of capture/
P3.6	F15	0 0	PUC	OCDSB_6 COUT61_2	compare channel 2 OCDS L2 Debug Line B6 CCU61 output of capture/compare
P3.7	H14	0	PUC	OCDSB_7 CTRAP1	channel 2 OCDS L2 Debug Line B7 CCU61 trap input
P3.8	C15	0 0 1	PUC	SLSO0_5 OCDSB_8 CCPOS1_0	SSC0 Slave Select output 5 OCDS L2 Debug Line B8 CCU61 Hall input signal 0
P3.9	H15	0 0 0	PUC	TCLK1 SLSO1_5 OCDSB_9	MLI1 transmit channel clock output SSC1 Slave Select output 5 OCDS L2 Debug Line B9
		 		CCPOS1_1 TREADY1 SLSO0_6	CCU61 Hall input signal 1 MLI1 transmit channel ready input
P3.10	B16	0 0 1 0	PUC	OCDSB_10 CCPOS1_2 TVALID1	SSC0 Slave Select output 6 OCDS L2 Debug Line B10 CCU61 Hall input signal 2 MLI1 transmit channel valid output
		0		SLSO1_6	SSC1 Slave Select output 6



Adibn

G**bDidið**n

T b 2-1	PiD ie Fie			(cont'd)
Sbyn Ph	In	Otu	PU/ PD ¹⁾	Fib
V _{SSOSC}	L15			MacOlaGd
V _{DD}	G7 G8 G9 G10 G13 K7,K8 K9 K10			CeeLġPeSg(1.5V)
V_{DDP}	D4 D13 H4 J13 M4 N13			₽ ₩₽₩₩ (3.3 V)
V _{SS}	E4 E13 H7 H8 H9 H10 H13 J4,J7 J8,J9 J10 M13 N4 R2,T2			Gd
N.C.	A1 A16 T1,R1 T14 T15 T16			NtCtd These pins must not be connected.

1) Refers to internal pull-up or pull-down device connected and corresponding type. The notation '—' indicates that the internal pull-up or pull-down device is not enabled.

Note: P2.12 to P2.15 are always configured as open drain.



FildDip

3.2 A**s**Mp

TbB-1 defines the specific segment oriented address blocks of the TC1115 with its address range, size, and PMI/DMI access view. TbB-2 shows the block address map of the Segment 15 which includes on-chip peripheral units and ports.

Tb3-1 TC1115 BI bAd6Mp


Sg na	Ad Da	Sie Di	DMI	Ac	PMI Ac	
	Rg 0000 0000 _H – 7FFF FFFF _H	2 GB	MMU Space	via FPI	via FPI	c a
8	8000 0000 _H – 8FFF FFFF _H	256 MB	External Memory Space mapped from Segment 10	via LMB	via LMB	с h
9	9000 0000 _H – 9FDF FFFF _H	256 MB	Reserved	via FPI	via FPI	e d
10	A000 0000 _H – AFBF FFFF _H	252 MB	External Memory Space	via LMB	via LMB	n o
	AFC0 0000 _H – AFC0 FFFF _H	64 KB	DMU Space			n- c
	AFC1 0000 _H – AFFF FFFF _H	~4 MB	Reserved			a c b
11	B000 0000 _H – BFFF FFFF _H	256 MB	Reserved	via FPI	via FPI	h e d
12	C000 0000 _H – C000 FFFF _H	64 KB	DMU	via LMB	via LMB	с а
	C001 0000 _H – CFFF FFFF _H	~ 256 MB	Reserved			c h e d



Fildip

3.5 LMB E kaBsUin

The LMB External Bus Control Unit (EBU) of the TC1115 is the interface between external resources, like memories and peripheral units, and the internal resources connected to on-chip buses if enabled. The basic structure and external interconnections of the EBU are shown in Figs-1



Figs-1 EBU Stelfe





FibDip

3.9 Abj6bj

SHE(ASC)

Fig-5 shows a global view of the functional blocks of three Asynchronous/ Synchronous Serial interfaces (ASC0, ASC1 and ASC2).

Each ASC module (ASC0/ASC1/ASC2) communicates with the external world via one pair of I/O lines. The RXD line is the receive data input signal (in synchronous mode also output). TXD is the transmit output signal. Clock control, address decoding, and interrupt service request control are managed outside the ASC module kernel.

The Asynchronous/Synchronous Serial interfaces provide serial communication between the TC1115 and other microcontrollers, microprocessors or external peripherals.

Each ASC supports full-duplex asynchronous communication and half-duplex synchronous communication. In synchronous mode, data is transmitted or received synchronous to a shift clock which is generated by the ASC internally. In asynchronous mode, 8-bit or 9-bit data transfer, parity generation, and the number of stop bits can be selected. Parity, framing, and overrun error detection are provided to increase the reliability of data transfers. Transmission and reception of data is double-buffered. For multiprocessor communication, a mechanism is included to distinguish address bytes from data bytes. Testing is supported by a loop-back option. A 13-bit baud-rate generator provides the ASC with a separate serial clock signal that can be accurately adjusted by a prescaler implemented as a fractional divider.



FildDip

3.10 Htsp5p5bbf(SSC)

Fig-6 shows a global view of the functional blocks of two High-Speed Synchronous Serial interfaces (SSC0 and SSC1).

Each SSC supports full-duplex and half-duplex serial synchronous communication up to 37.5 MBaud (@ 75 MHz module clock) with receive and transmit FIFO support. The serial clock signal can be generated by the SSC itself (master mode) or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A shift clock generator provides the SSC with a separate serial clock signal. Eight slave select inputs are available for slave mode operation. Eight programmable slave select outputs (chip selects) are supported in master mode.

Fe

- Master and slave mode operation
 - Full-duplex or half-duplex operation
 - Automatic pad control possible
- Flexible data format
 - Programmable number of data bits: 2 to 16 bits
 - Programmable shift direction: LSB or MSB shift first
 - Programmable clock polarity: idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Baud rate generation minimum at 572.2 Baud (@ 75 MHz module clock)
- Interrupt generation
 - On a transmitter empty condition
 - On a receiver full condition
 - On an error condition (receive, phase, baud rate, transmit error)
- Four-pin interface
- Flexible SSC pin configuration
- Up to eight slave select inputs in slave mode
- · Up to eight programmable slave select outputs SLSO in master mode
 - Automatic SLSO generation with programmable timing
 - Programmable active level and enable control
- 4-stage receive FIFO (RXFIFO) and 4-stage transmit FIFO (TXFIFO)
 - Independent control of RXFIFO and TXFIFO
 - 2- to 16-bit FIFO data width
 - Programmable receive/transmit interrupt trigger level
 - Receive and transmit FIFO filling level indication
 - Overrun error generation
 - Underflow error generation



FildDip

- Evaluation of the device address in slave mode
- Bus access arbitration in multimaster mode

Fe

- Extended buffer allows up to 4 send/receive data bytes to be stored
- Selectable baud rate generation
- Support of standard 100 kBaud and extended 400 kBaud data rates
- Operation in 7-bit addressing mode or 10-bit addressing mode
- · Flexible control via interrupt service routines or by polling
- Dynamic access to up to 2 physical IIC buses



FibDip


The Micro Link Serial Bus Interface is dedicated to the serial communication between the other Infineon 32-bit controllers with MLI. The communication is intended to be fast due to an address translation system, and it is not necessary to have any special program in the second controller.

FØ

- Serial communication from the MLI transmitter to MLI receiver of another controller
- Module supports connection of each MLI with up to four MLI from other controllers
- Fully transparent read/write access supported (= remote programming)
- Complete address range of target controller available
- Special protocol to transfer data, address offset, or address offset and data
- Error control using a parity bit
- 32-bit, 16-bit, and 8-bit data transfers
- Address offset width: from 1- to 16-bit
- Baud rate: $f_{\rm MLI}$ / 2 (symmetric shift clock approach), baud rate definition by the corresponding fractional divider



Fildip





Adib

Fibbib

The oscillator circuit, which is designed to work with an external crystal oscillator or an external stable clock source, consists of an inverting amplifier with XTAL1 as input and XTAL2 as output.

Fig8-15 shows the recommended external oscillator circuitries for both operating modes, i.e. external crystal mode and external input clock mode.




Fig8-15 OLCE

When using an external clock signal, it must be connected to XTAL1 and XTAL2 is left open (unconnected). When supplying the clock signal directly, not using a crystal and the oscillator, the input frequency can be in the range of 0 - 40 MHz if the PLL is not used, 4 - 40 MHz in case the PLL is used.

When using a crystal, its frequency can be within the range of 4 MHz to 25 MHz. An external oscillator load circuitry must be used, connected to both pins, XTAL1 and XTAL2. It consists normally of the two load capacitances, C1 and C2. For some crystals, a series damp resistor may be necessary. The exact values and related operating range are dependant on the crystal and have to be determined and optimized together with the crystal vendor using the negative resistance method. As starting point for the evaluation and for non-productive systems, the following load capacitor values might be used.

168-2 L60-140	e	
F#bx1eJ (p) MH)≿	CNJF99	L dCþ C1, C2 (þ)
4		33
8		18
12		12
16		10

Cipise



TC1115

E**lePe**n

4.1.2 AbMaRig

Pan Sayn L	ith∕ba Uit	n Nes			
		in nan			
Ambient temperature	T _A	-40	85	°C	under bias
Storage temperature	T _{ST}	-65	150	°C	_
Junction temperature	TJ	-40	125	°C	under bias
Voltage at 1.5 V power supply pins with respect to $V_{SS}^{(1)}$	V _{DD}	-0.5	1.7	V	-
Voltage at 3.3 V power supply pins with respect to $V_{SS}^{(2)}$	V _{DDP}	-0.5	4.0	V	-
Voltage on any pin with respect to $V_{\rm SS}{}^{2)}$	V _{IN}	-0.5	4.0	V	-
Input current on any pin during overload condition	I _{IN}	-10	10	mA	-
Absolute sum of all input currents during overload condition	$\Sigma I_{\rm IN}$	-	100	mA	_
CPU & LMB Bus Frequency	fsys	_	150	MHz	-
FPI Bus Frequency	<i>f</i> _{FPI}	_	100	MHz	-

¹⁾ Applicable for V_{DD} and V_{DDOSC} .

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$) the voltage on V_{DD} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

²⁾ Applicable for V_{DDP} and V_{DDOSC3} . The maximum voltage difference must not exceed 4.0 V in any case (i.e. Supply Voltage = 4.0 V and Input Voltage = -0.5 V is not allowed).



Adibn

E**l₽₽**

4.2 DC P**b**n

4.2.1 Inton C b

$V_{SS} = 0 V; T_A = -40^{\circ}C \text{ to } +125^{\circ}C$

P e n	Skyn	Lita/bi		6	Uin Te£Cit	
			'n	BAN		

GPIO pi Dip EBU pi

Input low voltage	V _{IL} SR	-0.3	0.8	V	LvTTL
Input high voltage	V _{IH} SR	2.0	V _{DDP} + 0.3	V	LvTTL
Output low voltage	V _{OL} CC	-	0.4	V	$I_{OL} = 2mA$
Output high voltage	V _{OH} CC	2.4	-	V	I _{OH} = -2mA
Pull-up current ¹⁾	I _{PUA} CC	-	149	μA	$V_{IN} = 0V$
	I _{PUC} CC	_	7.2	μA	$V_{IN} = 0V$
Pull-down current ²⁾	I _{PDA} CC	_	156	μA	$V_{IN} = V_{DDP}$
	I _{PDC} CC	-	15.7	μA	$V_{IN} = V_{DDP}$
Input leakage current 3)	I _{OZ1} CC	-	±350	nA	$0 < V_{IN} < V_{DDP}$
Pin Capacitance ⁴⁾	C _{IO} CC	_	10	pF	f = 1 MHz T _A = 25 °C

¹⁾ The current is applicable to the pins, for which a pull-up has been specified. Refer to Tb2-1 . I_{PUx} refers to the pull-up current for type *x* in absolute values.

²⁾ The current is applicable to the pins, for which a pull-down has been specified. Refer to T \pounds 2-1 . I_{PDx} refers to the pull-down current for type *x* in absolute values.

³⁾ Excluded following pins: NMI, TRST, TCK, TDI, TMS, ALE, P2.1, HWCFG0, HWCFG1, HWCFG2, BRKIN, PORST, HDRST.

⁴⁾ Not subject to production test, verified by design/characterization



Adibn

E**l₽e**n

4.3 AC Pin

4.3.1 PpePetReTign

Pan Sayn	Litt/a	Uin			
		'n	B		
Min. V_{DDP} voltage to ensure defined pad states ¹⁾	V _{DDPPA} CC	0.6		-	V
Oscillator start-up time ²⁾	t _{OSCS} CC	-		30	ms
Minimum PORST active time after power supplies are stable at operating levels	t _{POA} CC	50		-	ms
HDRST pulse width	t _{HD} CC	1024 cycles ³⁾			fsys
Ports inactive after any reset active ²⁾	t _{PI} CC	-		30	ns

¹⁾ This parameter is valid under assumption that PORST signal is constantly at low level during the power-up/ power-down of the V_{DDP} .

²⁾ Not subject to production test, verified by design/characterization.

³⁾ Any HDRST activation is internally prolonged to 1024 FPI bus clock cycles.



Adibn

E**lePe**n




Fig4-1 PoorRoETign



E**l₽**en

4.3.4 IptCkoTign

(Operating Conditions apply)

Pan	Skyn	Lian Uin			
			in par)	
Oscillator clock frequency	with PLL	$f_{\rm OSC}$ SR	4	25	MHz
Input clock frequency driving at XTAL1	with PLL	foscdd SR	-	40	MHz
Input Clock Duty Cycle (t_1 / t_2)	·	SR	45	55	%




Fig4-4 lptCkoTign



TC1115

E**l₽₽**€n

4.3.5 Polīgn

(Operating Conditions apply; $C_{L} = 50 \text{ pF}$)

Pan Sayn	Lin	Uin				
			'n	BAN		
Port data valid from TRCLK ¹⁾ up to 120 MHz ²⁾	<i>t</i> ₁	CC	_		13	ns

¹⁾ Port data is output with respect to the FPI clock. The TRCLK is used as a reference here since the FPI clock is not available as an external pin and TRCLK is same frequency as CPU clock. Port lines maintain their states for at least 2 CPU clocks.

²⁾ 120 MHz is verified by design/characterization.




Fig4-5 PoTign



Adibn

E**lePe**n




Fig4-9 EBU CkOpTign

4.3.8.3 TigoSDRAM AsSig

(Operating Conditions apply; $C_{L} = 50 \text{ pF}^{1}$)

Patan Sbyn Libn				2)	Lian	3)	Uint
			impenin	nzan			
SDCLKO period	<i>t</i> ₁	CC	10	-	8.3	-	ns
CKE output valid time from SDCLKO 🦨	<i>t</i> ₁	CC	-	8.0	-	6.8	ns
CKE output hold time from SDCLKO _	<i>t</i> ₂	CC	0	_	0.8	_	ns
Address output valid time from SDCLKO 🦨	<i>t</i> ₃	CC	-	8.0	-	6.8	ns
Address output hold time from SDCLKO 🦵	<i>t</i> ₄	CC	1.0	-	0.8	-	ns
CSx, RAS, CAS, RD/WR, BC(3:0) output valid time from SDCLKO _	t ₅	CC	_	8.0	-	6.8	ns
CSx, RAS, CAS, RD/WR, BC(3:0) output hold time from SDCLKO _	<i>t</i> ₆	CC	1.0	_	0.8	_	ns
AD(31:0) output valid time from SDCLKO 🖌	<i>t</i> ₇	CC	-	8.0	_	6.8	ns
AD(31:0) output hold time from SDCLKO 🖌	<i>t</i> ₈	CC	1.0	_	0.8	_	ns
AD(31:0) input setup time to SDCLKO _	t ₉	SR	4.0	-	2.9	-	ns
AD(31:0) input hold time from SDCLKO _	<i>t</i> ₁₀	SR	3.0	_	3.0	_	ns

1) If application conditions other than 50 pf capacitive load are used, then the proper correlation factor should be used for your specific application condition. For design team, the load should be set according to the system requirement.

2) The parameters are applicable for PC100 SDRAM access and the maximum SDCLKO is up to 100 MHz.

3) The parameters are applicable for PC133 SDRAM access and the maximum SDCLKO is up to 120 MHz.



Adibn

Pkph

5 PgOb




Fig5-1 P-LBGA-208-2 Pig

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm