

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	-
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm304-h-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

dsPl	C33EPXXXGM3XX/6XX/7XX Product Family					
1.0	Device Overview					
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers					
3.0	CPU					
4.0	Memory Organization					
5.0	Flash Program Memory	103				
6.0	Resets	111				
7.0	Interrupt Controller	115				
8.0	Direct Memory Access (DMA)	129				
9.0	Oscillator Configuration	143				
10.0	Power-Saving Features	153				
11.0	I/O Ports	163				
12.0	Timer1	211				
13.0	Timer2/3, Timer4/5, Timer6/7 and Timer8/9	213				
14.0	Input Capture	219				
15.0	Output Compare	223				
16.0	High-Speed PWM Module	229				
17.0	Quadrature Encoder Interface (QEI) Module					
18.0	Serial Peripheral Interface (SPI)	273				
19.0	Inter-Integrated Circuit™ (I ² C™)					
20.0	Universal Asynchronous Receiver Transmitter (UART)					
21.0	Controller Area Network (CAN) Module (dsPIC33EPXXXGM6XX/7XX Devices Only)	295				
22.0	Charge Time Measurement Unit (CTMU)					
23.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)					
24.0	Data Converter Interface (DCI) Module					
25.0	Peripheral Trigger Generator (PTG) Module					
26.0	Op Amp/Comparator Module					
27.0	Real-Time Clock and Calendar (RTCC)					
28.0	Parallel Master Port (PMP)					
29.0	Programmable Cyclic Redundancy Check (CRC) Generator	405				
30.0	Special Features	411				
31.0	Instruction Set Summary	419				
32.0	Development Support					
33.0	Electrical Characteristics					
34.0	High-Temperature Electrical Characteristics					
35.0	Packaging Information					
Appe	andix A: Revision History					
Index	1dex					
I he l	The Microchip Web Site					
Custo	omer Change Notification Service					
Custo	omer Support					
Prod	uct Identification System					

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-66: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.4.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA. How-
	ever, the 4-bit Wb (Register Offset) field is
	shared by both source and destination
	(but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- · Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.4.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.4.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15 bit 8								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STB<	23:16>				
bit 7							bit 0	
l egend:								

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: DMA Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	STB<15:8>											
bit 15	bit 15 bit 8											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			STE	3<7:0>								
bit 7							bit 0					
Legend:	Legend:											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'												
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown					nown							

bit 15-0 **STB<15:0>:** DMA Secondary Start Address bits (source or destination)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	-	—	—	_	—	—	PLLDIV<8>
bit 15	·				·		bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	V<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unk	nown
bit 15-9	Unimplemen	ted: Read as '	כ'				
bit 8-0	PLLDIV<8:0>	: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mul	ltiplier)	
	111111111 =	= 513					
	•						
	•						
	•	= 50 (default)					
•							
	•						
	•						
	00000010 =	= 4					
	00000001 =	= 3					
	0000000000	- 2					

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

11.7 Peripheral Pin Select Registers

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT1R<6:0>	•		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15	Unimplemented: Read as '0'
bit 14-8	INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111100 = Input tied to RPI124
	•
	•
	•
	0000001 = Input tied to CMP1 0000000 = Input tied to Vss
bit 7-0	Unimplemented: Read as '0'

REGISTER 11-32: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—		RP39R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP38R<5:0>						
bit 7 bit									
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-14	Unimpleme	n ted: Read as '	0'						
bit 13-8	RP39R<5:0>: Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 11-3 for peripheral function numbers)								
bit 7-6	Unimplemented: Read as '0'								
bit 5-0	RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits								

(see Table 11-3 for peripheral function numbers)

REGISTER 11-33: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		RP41R<5:0>							
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		RP40R<5:0>							
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown						
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13-8	RP41R<5:0>: Peripheral Output Function is Assigned to RP41 Output Pin bits									

(see Table 11-3 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL			
bit 15			•				bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	PENH: PWMx	xH Output Pin o odule controls t	Ownership bit the PWMxH p	in						
bit 14			ie PvvivixH pir	1						
Dit 14	PENL: PWMxL Output Pin Ownership bit 1 = PWMx module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin									
bit 13	POLH: PWM	xH Output Pin	Polarity bit							
	1 = PWMxH pin is active-low 0 = PWMxH pin is active-high									
bit 12	POLL: PWM>	<l f<="" output="" pin="" td=""><td>Polarity bit</td><td></td><td></td><td></td><td></td></l>	Polarity bit							
	1 = PWMxL p 0 = PWMxL p	in is active-low in is active-hig	/ h							
bit 11-10	PMOD<1:0>:	PWMx # I/O P	in Mode bits ⁽¹)						
	11 = PWMx // 10 = PWMx // 01 = PWMx // 00 = PWMx //	/O pin pair is in /O pin pair is in /O pin pair is in /O pin pair is in	the True Inde Push-Pull Ou Redundant C Complement	ependent Outpu Itput mode Output mode arv Output mode	ut mode de					
bit 9	OVRENH: OV	verride Enable	for PWMxH P	in bit						
	1 = OVRDAT∙ 0 = PWMx ge	<1> controls th enerator control	e output on th Is the PWMxH	e PWMxH pin I pin						
bit 8	OVRENL: Ov	erride Enable f	for PWMxL Pi	n bit						
	1 = OVRDAT 0 = PWMx ge	<0> controls th enerator control	e output on th ls the PWMxL	e PWMxL pin pin						
bit 7-6	OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>.									
bit 5-4	FLTDAT<1:0	>: Data for PW	MxH and PWI	MxL Pins if FLT	MOD is Enable	ed bits				
	If Fault is activity of the section	ve, PWMxH is ve, PWMxL is o	driven to the s driven to the s	state specified	by FLTDAT<1> by FLTDAT<0>.					
bit 3-2	CLDAT<1:0>	: Data for PWN	/IxH and PWIV	IxL Pins if CLN	IOD is Enabled	bits				
	If current limit If current limit	is active, PWN is active, PWN	/IxH is driven f /IxL is driven t	to the state spe o the state spe	ecified by CLDA cified by CLDA	.T<1>. T<0>.				
Note 1: The	ese bits should	not be changed	d after the PW	Mx module is o	enabled (PTEN	= 1).				

REGISTER 16-19: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 ____ ____ **BLANKSEL3 BLANKSEL2** BLANKSEL1 **BLANKSEL0** ____ ____ bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CHOPSEL2 CHOPSEL1 CHOPHEN CHOPSEL3 CHOPSEL0 CHOPLEN _ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-12 Unimplemented: Read as '0' bit 11-8 BLANKSEL<3:0>: PWMx State Blank Source Select bits The selected state blank signal will block the current-limit and/or Fault input signals (if enabled via the BCH and BCL bits in the LEBCONx register). 1001 = Reserved 0110 = PWM6H is selected as state blank source 0101 = PWM5H is selected as state blank source 0100 = PWM4H is selected as state blank source 0011 = PWM3H is selected as state blank source 0010 = PWM2H is selected as state blank source 0001 = PWM1H is selected as state blank source 0000 = No state blanking bit 7-6 Unimplemented: Read as '0' bit 5-2 CHOPSEL<3:0>: PWMx Chop Clock Source Select bits The selected signal will enable and disable (CHOP) the selected PWMx outputs. 1001 = Reserved 0110 = PWM6H is selected as state blank source 0101 = PWM5H is selected as state blank source 0100 = PWM4H is selected as state blank source 0011 = PWM3H is selected as CHOP clock source 0010 = PWM2H is selected as CHOP clock source 0001 = PWM1H is selected as CHOP clock source 0000 = Chop clock generator is selected as CHOP clock source bit 1 CHOPHEN: PWMxH Output Chopping Enable bit 1 = PWMxH chopping function is enabled 0 = PWMxH chopping function is disabled bit 0 CHOPLEN: PWMxL Output Chopping Enable bit 1 = PWMxL chopping function is enabled 0 = PWMxL chopping function is disabled

REGISTER 16-24: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

20.2 UART Control Registers

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN	(1)	USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0		
bit 15							bit 8		
R/W-0, H	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7							bit 0		
Legend:		HC = Hardwar	re Clearable bit						
R = Reada	ble bit	W = Writable I	oit	U = Unimpler	mented bit, rea	id as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15	bit 15 UARTEN: UARTx Enable bit ⁽¹⁾ 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by PORT latches; UARTx power consumption is minimal								
bit 14	Unimplemer	nted: Read as 'd)'						
bit 13	3 USIDL: UARTx Stop in Idle Mode bit								
	1 = Disconti 0 = Continue	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 							
bit 12	IREN: IrDA [®] 1 = IrDA end 0 = IrDA end	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾ 1 = IrDA encoder and decoder are enabled 0 = IrDA encoder and decoder are disabled							
bit 11	$\mathbf{RTSMD:} Moo$ $1 = \overline{\mathbf{UxRTS}}$ $0 = \overline{\mathbf{UxRTS}}$	de Selection for pin is in Simplex pin is in Flow Co	UxRTS Pin bit mode ontrol mode						
bit 10	Unimplemer	nted: Read as 'o)'						
bit 9-8	UEN<1:0>:	JARTx Pin Enat	ole bits						
	DIL 9-8 UEN <t: u="">: UARTX PIN Enable DITS 11 = UxTX, UxRX and BCLKx pins are enabled and used; UxCTS pin is controlled by PORT latches⁽³⁾ 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used; UxCTS pin is controlled by PORT latches⁽⁴⁾ 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by PORT latches⁽⁴⁾ 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLKx pins are controlled by PORT latches</t:>								
bit 7	WAKE: Wake	e-up on Start bit	Detect During	Sleep Mode Er	nable bit				
	 1 = UARTx continues to sample the UxRX pin, interrupt is generated on the falling edge; bit is cleared in hardware on the following rising edge 0 = No wake-up is enabled 								
bit 6	LPBACK: U	ARTx Loopback	Mode Select bi	t					
	1 = Enables	Loopback mode	е						
	0 = Loopbac	k mode is disab	led						
Note 1: 2:	Refer to the <i>"dsPl</i> e (UART) " (DS7000 This feature is onl	C33/PIC24 Fam. 00582) for inform ly available for t	<i>ily Reference Ma</i> nation on enablir he 16x BRG mo	anual", " Unive ng the UART m ode (BRGH = 0	rsal Asynchro nodule for recei	nous Receive ve or transmit	er Transmitter operation.		
3:	This feature is on	s feature is only available on 44-pin and 64-pin devices.							

4: This feature is only available on 64-pin devices.

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
	WAKIF	ERRIF	—	FIFOIF	RBOAL	RBIF	
DIL 7							DILC
Legend:		C = Writable	bit, but only '0	' can be writte	n to clear the bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	TXBO: Trans	mitter in Error	State Bus Off	bit			
	1 = Transmitte	er is in Bus Off	state				
hit 12	0 = Transmille	er is not in Bus	s Oli Siale Stato Rus Pas	sive hit			
	1 = Transmitte	er is in Rus Pa	ssive state	Sive Dit			
	0 = Transmitte	er is not in Bus	Passive state	е			
bit 11	RXBP: Recei	ver in Error Sta	ate Bus Passiv	ve bit			
	1 = Receiver	is in Bus Pass	ive state				
	0 = Receiver	is not in Bus P	assive state				
bit 10	TXWAR: Trar	nsmitter in Erro	or State Warnin	ng bit			
	1 = Transmitter0 = Transmitter	er is in Error w er is not in Erro	arning state or Warning sta	ate			
bit 9	RXWAR: Rec	eiver in Error	State Warning	bit			
	1 = Receiver	is in Error War	ning state				
	0 = Receiver	is not in Error	Warning state				
bit 8	EWARN: Trai	nsmitter or Red	ceiver in Error	State Warning	bit		
	1 = Transmitte	er or receiver i er or receiver i	s in Error War	ning state			
bit 7	IVRIF: Invalid	l Message Inte	rrunt Flag bit	warning state			
	1 = Interrupt r	request has oc	curred				
	0 = Interrupt r	request has no	t occurred				
bit 6	WAKIF: Bus	Wake-up Activ	ity Interrupt Fl	ag bit			
	1 = Interrupt r	request has oc	curred				
6# <i>5</i>		request has no	t occurred			t o>	
DIT 5	ERRIF: Effor	Interrupt Flag	bit (multiple s	ources in CXIN	1F<13:8> regis	ter)	
	0 = Interrupt r	request has oc	t occurred				
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	FIFOIF: FIFO	Almost Full In	terrupt Flag b	it			
	1 = Interrupt r	request has oc	curred				
	0 = Interrupt r	request has no	t occurred				
bit 2	RBOVIF: RX	Buffer Overflo	w Interrupt Fla	ag bit			
	1 = Interrupt r 0 = Interrupt r	request has oc request has no	currea t occurred				

REGISTER 21-6: CXINTF: CANX INTERRUPT FLAG REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7BP3	F7BP2	F7BP1	F7BP0	F6BP3	F6BP2	F6BP1	F6BP0
bit 15					•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F5BP3	F5BP2	F5BP1	F5BP0	F4BP3	F4BP2	F4BP1	F4BP0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-12	F7BP<3:0>:	RX Buffer Masl	c for Filter 7 b	its			
	1111 = Filter	hits received in	RX FIFO bu	ffer			
	1110 = Filter	hits received in	n RX Buffer 14	1			
	•						
	•						
	•	h : 4					
	0001 = Filter 0000 = Filter	hits received in hits received in	RX Buffer 0				
bit 11-8	F6BP<3:0>:	RX Buffer Masl	k for Filter 6 b	its (same value	es as bits 15-12))	
bit 7-4	F5BP<3:0>:	RX Buffer Masl	c for Filter 5 b	its (same value	es as bits 15-12))	

REGISTER 21-13: CxBUFPNT2: CANx FILTERS 4-7 BUFFER POINTER REGISTER 2

REGISTER 21-14: CxBUFPNT3: CANx FILTERS 8-11 BUFFER POINTER REGISTER 3

F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits 15-12)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11BP3	F11BP2	F11BP1	F11BP0	F10BP3	F10BP2	F10BP1	F10BP0
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0
bit 7		•					bit 0
Lonondi							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F11BP<3:0>: RX Buffer Mask for Filter 11 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 •
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F10BP<3:0>: RX Buffer Mask for Filter 10 bits (same values as bits 15-12)
bit 7-4	F9BP<3:0>: RX Buffer Mask for Filter 9 bits (same values as bits 15-12)
bit 3-0	F8BP<3:0>: RX Buffer Mask for Filter 8 bits (same values as bits 15-12)

© 2013-2014 Microchip Technology Inc.

bit 3-0

r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0
r	r	r	r	SLOT3	SLOT2	SLOT1	SLOT0
bit 15					•		bit 8
r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0
r	r	r	r	ROV	RFUL	TUNF	TMPTY
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
	December 1 D						
DIT 15-12			h ita				
DIL 11-8	5LUI<3:0>:	5 is currently a	5 DILS				
	•	5 is currently a	ICLIVE				
	•						
	•						
	0010 = Slot 2	is currently ac	tive tive				
	0000 = Slot 0	is currently ac	tive				
bit 7-4	Reserved: R	ead as '0'					
bit 3	ROV: Receive	e Overflow Stat	us bit				
	1 = A receive	overflow has c	occurred for a	t least one Rec	eive register		
	0 = A receive	overflow has r	ot occurred				
bit 2	RFUL: Receiv	ve Buffer Full S	Status bit				
	1 = New data	is available in	the Receive r	egisters			
bit 1		mit Buffer Unde	orflow Status I	nit			
	1 = A transmi	t underflow has	s occurred for	at least one Tr	ransmit register		
	0 = A transmi	t underflow has	s not occurred	1			
bit 0	TMPTY: Tran	smit Buffer Em	pty Status bit				
	1 = The Trans	smit registers a	re empty				
	0 = The Trans	smit registers a	re not empty				

REGISTER 24-4: DCISTAT: DCI STATUS REGISTER

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGWHI(1)	0000	PWM Special Event Trigger
	or (1)	0001	PWM master time base synchronization output
	PTGWLO("	0010	PWM1 interrupt
		0011	PWM2 interrupt
		0100	PWM3 interrupt
		0101	PWM4 interrupt
		0110	PWM5 interrupt
		0111	OC1 Trigger Event
		1000	OC2 Trigger Event
		1001	IC1 Trigger Event
		1010	CMP1 Trigger Event
		1011	CMP2 Trigger Event
		1100	CMP3 Trigger Event
		1101	CMP4 Trigger Event
		1110	ADC conversion done interrupt
		1111	INT2 external interrupt
	PTGIRQ(1)	0000	Generate PTG Interrupt 0
		0001	Generate PTG Interrupt 1
		0010	Generate PTG Interrupt 2
		0011	Generate PTG Interrupt 3
		0100	Reserved
		•	•
		•	•
		1111	Reserved
	PTGTRIG ⁽²⁾	00000	PTG00
		00001	PTGO1
		•	•
		•	•
		•	
		11110	PTGO30
		11111	PTGO31

TABLE 25-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

	REGIS	STER				(OL		
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	
bit 15				•			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	
bit 7		•					bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'		
-n = Value at I	-n = Value at POR		t	'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 15	HLMS: High 1 = The mask 0 = The mask	or Low-Level M king (blanking) king (blanking)	Masking Select function will pre function will pre	bit event any asse event any asse	erted ('0') compa erted ('1') compa	arator signal fro arator signal fro	m propagating m propagating	
bit 14	Unimplemen	ted: Read as	'0'					
bit 13	OCEN: OR G	Sate C Input E	nable bit					
	1 = MCI is co 0 = MCI is no	onnected to the ot connected to	OR gate the OR gate					
bit 12 OCNEN: OR Gate C Input Inverted Enable bit								
	1 = Inverted 0 = Inverted	MCI is connec MCI is not con	ted to the OR g nected to the C	gate DR gate				
bit 11	OBEN: OR G	Gate B Input Er	nable bit					
	1 = MBI is co 0 = MBI is no	nnected to the t connected to	OR gate the OR gate					
bit 10	OBNEN: OR	Gate B Input I	nverted Enable	e bit				
	1 = Inverted 0 = Inverted	MBI is connect MBI is not con	ed to the OR g nected to the C	jate)R gate				
bit 9	OAEN: OR G	OAEN: OR Gate A Input Enable bit						
	1 = MAI is co 0 = MAI is no	nnected to the ot connected to	OR gate the OR gate					
bit 8	OANEN: OR	Gate A Input I	nverted Enable	e bit				
	1 = Inverted 0 = Inverted	MAI is connect MAI is not con	ed to the OR g nected to the C	jate)R gate				
bit 7	NAGS: AND 1 = Inverted <i>A</i> 0 = Inverted <i>A</i>	Gate Output li ANDI is conne ANDI is not co	nverted Enable cted to the OR nnected to the	e bit gate OR gate				
bit 6	PAGS: AND 1 = ANDI is c 0 = ANDI is r	Gate Output E connected to the not connected	nable bit le OR gate to the OR gate					
bit 5	ACEN: AND	Gate C Input E	Enable bit					
	1 = MCI is co 0 = MCI is no	onnected to the ot connected to	AND gate the AND gate					
bit 4	ACNEN: ANI	D Gate C Input MCI is connect	t Inverted Enab ted to the AND	ole bit gate				

REGISTER 26-5 CMXMSKCON: COMPARATOR X MASK GATING CONTROL

© 2013-2014 Microchip Technology Inc.

0 = Inverted MCI is not connected to the AND gate

REGISTER 27-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits
	Contains a value from 0 to 9.
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 27-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit
	Contains a value of 0 or 1.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 28-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER⁽³⁾ (CONTINUED)

- bit 3 **CS1P:** Chip Select 0 Polarity bit⁽¹⁾ 1 = Active-high (PMCS1/PMCS)⁽²⁾ 0 = Active-low (PMCS1/PMCS)
- bit 2 **BEP:** Byte Enable Polarity bit
 - 1 = Byte enable is active-high (PMBE)
 - 0 = Byte enable is active-low (PMBE)
- bit 1
 WRSP: Write Strobe Polarity bit

 For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10):

 1 = Write strobe is active-high (PMWR)

 0 = Write strobe is active-low (PMWR)

 For Master Mode 1 (PMMODE<9:8> = 11):

 1 = Enables strobe active-high (PMENB)

 0 = Enables strobe active-low (PMENB)

 0 = Enables strobe active-low (PMENB)

 bit 0
 RDSP: Read Strobe Polarity bit

 For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10):

 1 = Read strobe is active-high (PMRD)
 - 0 = Read strobe is active-ligh (PMRD)
 - 0 Read Strobe is active-low (FIVIRD)
 - For Master Mode 1 (PMMODE<9:8> = 11):
 - 1 = Enables strobe active-high (PMRD/PMWR)
 - 0 = Enables strobe active-low (PMRD/PMWR)
- **Note 1:** These bits have no effect when their corresponding pins are used as address lines.
 - 2: PMCS1 applies to Master mode and PMCS applies to Slave mode.
 - 3: This register is not available on 44-pin devices.

TABLE 33-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Тур. ⁽²⁾	Max.	Units	ts Conditions					
Power-Down Current (IPD) ⁽¹⁾									
DC60d	35	100	μA	-40°C		Read Dower Down Current			
DC60c	40	200	μA	+25°C	2 21/				
DC60b	250	500	μA	+85°C	3.3V	Base Fower-Down Current			
DC60c	1000	2500	μA	+125°C					
DC61d	8	10	μA	-40°C					
DC61c	10	15	μA	+25°C	2 21/	Watchdog Timor Current: Alwot(3)			
DC61b	12	20	μA	+85°C	3.3V				
DC61c	13	25	μA	+125°C					

Note 1: IPD (Sleep) current is measured as follows:

CPU core is off, oscillator is configured in EC mode and external clock is active, OSC1 is driven with
 external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as outputs and driving low
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
 ITAC is disabled
- JTAG is disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise specified.
- **3:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
-		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C
D131	Vpr	VDD for Read	VBORMIN	—	3.6	V	
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V	
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current During Programming	_	10	—	mA	
D138a	Tww	Word Write Cycle Time	46.5	46.9	47.4	μs	Tww = 346 FRC cycles, Ta = +85°C (Note 2)
D138b	Tww	Word Write Cycle Time	46.0	_	47.9	μs	Tww = 346 FRC cycles, Ta = +125°C (Note 2)
D136a	TPE	Row Write Time	0.667	0.673	0.680	ms	Trw = 4965 FRC cycles, Ta = +85°C (Note 2)
D136b	TPE	Row Write Time	0.660	—	0.687	ms	Trw = 4965 FRC cycles, Ta = +125°C (Note 2)
D137a	TPE	Page Erase Time	19.6	20	20.1	ms	TPE = 146893 FRC cycles, TA = +85°C (Note 2)
D137b	TPE	Page Erase Time	19.5	_	20.3	ms	TPE = 146893 FRC cycles, TA = +125°C (Note 2)

TABLE 33-13: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.3728 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 33-19) and the value of the FRC Oscillator Tuning register.

TABLE 33-39:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

				Standard Operating Conditions: 3.0V to 3.6V						
		TICS	(unless othe	erwise st	tated)					
			Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
	1	1			-40°	$C \le IA \le$	+125°C for Extended			
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions			
SP70	FscP	Maximum SCKx Input Frequency	—	—	11	MHz	(Note 3)			
SP72	TscF	SCKx Input Fall Time	—			ns	See Parameter DO32 (Note 4)			
SP73	TscR	SCKx Input Rise Time	—	_		ns	See Parameter DO31 (Note 4)			
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See Parameter DO32 (Note 4)			
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See Parameter DO31 (Note 4)			
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns				
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns				
SP50	TssL2scH, TssL2scL	$\frac{SSx}{Input} \downarrow \text{ to SCKx} \uparrow \text{ or SCKx} \downarrow$	120	-	—	ns				
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)			
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_	_	ns	(Note 4)			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

TABLE 33-47:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Conditions			
SP70	FscP	Maximum SCK1 Input Frequency	—	—	25	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—		_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	-	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	-	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	—	_	ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.