



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	-
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	·
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm304-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 5 MHz < FIN < 13.6 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

2.9 Application Examples

- · Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- · Compressor motor control
- · Washing machine 3-phase motor control
- BLDC motor control
- · Automotive HVAC, cooling fans, fuel pumps
- Stepper motor control
- · Audio and fluid sensor monitoring
- · Camera lens focus and stability control
- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- · Barcode reading
- Networking: LAN switches, gateways
- Data storage device management
- · Smart cards and smart card readers
- Dual motor control

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION



4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/ 7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Program Memory" (DS70613), which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXXGM3XX/6XX/7XX family architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EPXXXGM3XX/6XX/7XX devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.7 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space.

The program memory maps, which are presented by device family and memory size, are shown in Figure 4-1 through Figure 4-3.



FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP128GM3XX/6XX/7XX DEVICES⁽¹⁾

TABLE 4-15: QEI1 REGISTER MAP

SFR	Addr.	Bit 15	Bit 15 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 All Reset											All				
Name																		Resets
QEI1CON	01C0	QEIEN	—	QEISIDL	PIMOD2	PIMOD1	PIMOD0	IMV1	IMV0	—	INTDIV2	INTDIV1	INTDIV0	CNTPOL	GATEN	CCM1	CCM0	0000
QEI1IOC	01C2	QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	000x
QEI1STAT	01C4	_	_	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
POS1CNTL	01C6							F	POSCNT<15:)>								0000
POS1CNTH	01C8							P	OSCNT<31:1	6>								0000
POS1HLD	01CA							F	POSHLD<15:)>								0000
VEL1CNT	01CC		VELCNT<15:0> 00											0000				
INT1TMRL	01CE		INTTMR<15:0> 00											0000				
INT1TMRH	01D0		INTTMR<31:16> 000												0000			
INT1HLDL	01D2								INTHLD<15:0	>								0000
INT1HLDH	01D4							I	NTHLD<31:1	6>								0000
INDX1CNTL	01D6							I	NDXCNT<15:	0>								0000
INDX1CNTH	01D8							IN	NDXCNT<31:	16>								0000
INDX1HLD	01DA							I	NDXHLD<15:	0>								0000
QEI1GECL	01DC							(QEIGEC<15:()>								0000
QEI1ICL	01DC		QEIIC<15:0> 00										0000					
QEI1GECH	01DE							(QEIGEC<31:1	6>								0000
QEI1ICH	01DE								QEIIC<31:16	>								0000
QEI1LECL	01E0								QEILEC<15:0	>								0000
QEI1LECH	01E2		QEILEC<31:16> 0000															

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	t 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8						Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
RPOR0	0680		_			RP35	२<5:0>			—	—			RP20	R<5:0>			0000		
RPOR1	0682	-	—			RP37	R<5:0>			—	—		RP36R<5:0>							
RPOR2	0684	_	_		RP39R<5:0>								RP38R<5:0>							
RPOR3	0686	_	_		RP41R<5:0>						_		RP40R<5:0>							
RPOR4	0688	_	_			RP43	२<5:0>			—	_	RP42R<5:0>						0000		
RPOR5	068A	_	_		RP49R<5:0>						_			RP48	R<5:0>			0000		
RPOR6	068C	_	_		RP55R<5:0>					—	_	RP54R<5:0> 0						0000		
RPOR7	068E	_	_		RP57R<5:0>						_			RP56	R<5:0>			0000		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
RPOR0	0680	_	_			RP35F	R<5:0>			—	_			RP20F	R<5:0>			0000	
RPOR1	0682		—			RP37F	۲<5:0>			—				RP36F	R<5:0>			0000	
RPOR2	0684		—		RP39R<5:0>					—			RP38R<5:0>						
RPOR3	0686		—		RP41R<5:0>					—			RP40R<5:0>						
RPOR4	0688	_	-			RP43F	२<5:0>			—	_		RP42R<5:0>						
RPOR5	068A	_	-			RP49F	२<5:0>			—	_	RP48R<5:0>						0000	
RPOR6	068C	_	-		RP55R<5:0>					—	_			RP54F	R<5:0>			0000	
RPOR7	068E	_	-		RP57R<5:0>					—	_			RP56F	R<5:0>			0000	
RPOR8	0690		—		RP70R<5:0>					—		RP69R<5:0>						0000	
RPOR9	0692	_	_		RP97R<5:0>					_		_	_	_	_	_	—	0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-52: PORTC REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	it 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R								All Resets					
TRISC	0E20	TRISC15								TRISC<1	3:0>							BFFF
PORTC	0E22	RC15	_							RC<13:	0>							xxxx
LATC	0E24	LATC15	_		LATC<13:0> xx									xxxx				
ODCC	0E26	ODCC15			ODCC<13:0> 0.0								0000					
CNENC	0E28	CNIEC15								CNIEC<1	3:0>							0000
CNPUC	0E2A	CNPUC15		– CNPUC<13:0>						CNPUC<13:0> 00								0000
CNPDC	0E2C	CNPDC15			CNPDC<13:0> 000									0000				
ANSELC	0E2E	_	_	_	A	ANSC<12:10	>	_	_	—	_			ANSC	<5:0>			0807

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-53: PORTC REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	TRISC15	_							TRISC<1	3:0>							BFFF
PORTC	0E22	RC15	_							RC<13:	:0>							xxxx
LATC	0E24	LATC15	_		LATC<13:0> xxx									xxxx				
ODCC	0E26	ODCC15	_		ODCC<13:0> 0/								0000					
CNENC	0E28	CNIEC15	_							CNIEC<1	3:0>							0000
CNPUC	0E2A	CNPUC15	_		CNPUC<13:0> 00							0000						
CNPDC	0E2C	CNPDC15	_							CNPDC<1	13:0>							0000
ANSELC	0E2E	_	_	_				_	_	_				ANSC	<5:0>			0807

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-54: PORTC REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	0E20	_	_	_	_	_	—					TRIS	C<9:0>					BFFF
PORTC	0E22	_	_	_	_	_	_					RC<	<9:0>					xxxx
LATC	0E24	_	_	_	_	_	_	LATC<9:0> xx								xxxx		
ODCC	0E26	_	_	_	_	_	_	ODCC<9:0> 00								0000		
CNENC	0E28	—	_	—	—	—	_					CNIE	C<9:0>					0000
CNPUC	0E2A	_	_	_	_	_	_	CNPUC<9:0> 00								0000		
CNPDC	0E2C	_	_	_	_	_	_					CNP	DC<9					0000
ANSELC	0E2E	—	_	_	_	_	_	ANSC<5:0> 0807							0807			

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

8.1 DMA Controller Registers

Each DMA Controller Channel x (where x = 0 through 3) contains the following registers:

- 16-bit DMA Channel x Control Register (DMAxCON)
- 16-bit DMA Channel x IRQ Select Register (DMAxREQ)
- 32-bit DMA Channel x Start Address Register A (DMAxSTAL/H)
- 32-bit DMA Channel x Start Address Register B (DMAxSTBL/H)
- 16-bit DMA Channel x Peripheral Address Register (DMAxPAD)
- 14-bit DMA Channel x Transfer Count Register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADRL/H) are common to all DMA Controller channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—		—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	—	AMODE1	AMODE0	—	—	MODE1	MODE0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15	CHEN: Channel Enable bit
	 1 = Channel is enabled 0 = Channel is disabled
bit 14	SIZE: Data Transfer Size bit
	1 = Byte 0 = Word
bit 13	DIR: Transfer Direction bit (source/destination bus select)
	 1 = Reads from RAM address, writes to peripheral address 0 = Reads from peripheral address, writes to RAM address
bit 12	HALF: Block Transfer Interrupt Select bit
	 1 = Initiates interrupt when half of the data has been moved 0 = Initiates interrupt when all of the data has been moved
bit 11	NULLW: Null Data Peripheral Write Mode Select bit
	 1 = Null data write to peripheral in addition to RAM write (DIR bit must also be clear) 0 = Normal operation
bit 10-6	Unimplemented: Read as '0'
bit 5-4	AMODE<1:0>: DMA Channel Addressing Mode Select bits
	11 = Reserved
	10 = Peripheral Indirect mode
	00 = Register Indirect with Post-Increment mode
bit 3-2	Unimplemented: Read as '0'
bit 1-0	MODE<1:0>: DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes are enabled (one block transfer from/to each DMA buffer) 10 = Continuous, Ping-Pong modes are enabled 01 = One-Shot, Ping-Pong modes are disabled 00 = Continuous, Ping-Pong modes are disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	-	—	—	_	—	—	PLLDIV<8>
bit 15	·				·		bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	V<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15-9	Unimplemen	ted: Read as '	כ'				
bit 8-0	PLLDIV<8:0>	: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mul	ltiplier)	
	111111111 =	= 513					
	•						
	•						
	•	= 50 (default)					
	•						
	•						
	•						
	00000010 =	= 4					
	00000001 =	= 3					
	0000000000	- 2					

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER 11-9:	RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				FLT2R<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				FLT1R<6:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is s				'0' = Bit is cle	ared	x = Bit is unknown	
bit 15	Unimplemer	ted: Read as '	0'				
bit 14-8	FLT2R<6:0> (see Table 11	: Assign PWM I -2 for input pin	Fault 2 (FLT2 selection nur) to the Corresp nbers)	onding RPn F	Pin bits	
	1111100 = 	nput tied to RPI	124				
	•						
	•						
	• 000001 = 1	nout tied to CM	P1				
	0000000 = 1	nput tied to Vss	;				
bit 7	Unimplemer	ted: Read as '	0'				
bit 6-0	FLT1R<6:0>	: Assign PWM I	Fault 1 (FLT1) to the Corresp	onding RPn F	Pin bits	
	(see Table 11	-2 for input pin	selection nur	nbers)	0		
	1111100 = 	nput tied to RPI	124				
	•						
	•						
	•	oput tied to CM	P1				
	0000000 = 1	nput tied to Vss	;				

-0 R/W-0	R/W-0 HOME1R<6:0	R/W-0	R/W-0	R/W-0
	HOME1R<6.0			
		>		
				bit 8
-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	INDX1R<6:0>	>		
				bit 0
table bit	U = Unimplen	mented bit, rea	ad as '0'	
is set	'0' = Bit is cle	ared	x = Bit is unki	nown
d as '0'				
n QEI1 HOME (HO ut pin selection nut	OME1) to the Co mbers)	orresponding I	RPn Pin bits	
o RPI124				
o CMP1				
o Vss				
d as '0'				
QEI1 INDEX (IND ut pin selection nu	X1) to the Corre	esponding RP	n Pin bits	
o RPI124	/			
D UMP1 O VSS				
	-0 R/W-0 -0 R/W-0 itable bit is set d as '0' In QEI1 HOME (Ho ut pin selection nu to RPI124 to CMP1 to Vss d as '0' QEI1 INDEX (IND ut pin selection nu to RPI124 to CMP1 to Vss	-0 R/W-0 R/W-0 INDX1R<6:0: itable bit U = Unimpler is set '0' = Bit is cle d as '0' INDELTHOME (HOME1) to the Cou ut pin selection numbers) to RPI124 to CMP1 to VSS d as '0' QEI1 INDEX (INDX1) to the Correct ut pin selection numbers) to RPI124	-0 R/W-0 R/W-0 INDX1R<6:0> itable bit U = Unimplemented bit, reatis set is set '0' = Bit is cleared d as '0' n QEI1 HOME (HOME1) to the Corresponding Fut pin selection numbers) to RPI124 to CMP1 to Vss d as '0' QEI1 INDEX (INDX1) to the Corresponding RP ut pin selection numbers) to RPI124	-0 R/W-0 R/W-0 R/W-0 R/W-0 INDX1R<6:0> itable bit U = Unimplemented bit, read as '0' is set '0' = Bit is cleared x = Bit is unkund d as '0' n QEI1 HOME (HOME1) to the Corresponding RPn Pin bits ut pin selection numbers) to RPI124 to CMP1 to Vss d as '0' QEI1 INDEX (INDX1) to the Corresponding RPn Pin bits ut pin selection numbers) to RPI124

REGISTER 11-11: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				HOME2R<6:0	>		
bit 15	·						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INDX2R<6:02	>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-8	HOME2R<6 (see Table 1	:0>: Assign QE	I2 HOME (HC selection nur	OME2) to the Co mbers)	orresponding I	RPn Pin bits	
	1111100 =	Input tied to RPI	1124				
	•						
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss	8				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	IND2XR<6:	0>: Assign QEI2	INDEX (IND	X2) to the Corre	esponding RP	n Pin bits	
	1111100 =	Input tied to RP	1124	inders)			
	•						
	•						
	•		54				
	0000001 =	Input tied to CM	P1				
	0000000 -	input tied to VSS	2				

REGISTER 11-13: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

dsPIC33EPXXXGM3XX/6XX/7XX



FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2, 4, 6 AND 8)





NOTES:

r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0
r	r	r	r	SLOT3	SLOT2	SLOT1	SLOT0
bit 15					•		bit 8
r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0
r	r	r	r	ROV	RFUL	TUNF	TMPTY
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
	December 1 D						
DIT 15-12			h ita				
DIL 11-8	5LUI<3:0>:	5 is currently a	5 DILS				
	•	5 is currently a	ICLIVE				
	•						
	•						
	0010 = Slot 2	is currently ac	tive tive				
	0000 = Slot 0	is currently ac	tive				
bit 7-4	Reserved: R	ead as '0'					
bit 3	ROV: Receive	e Overflow Stat	us bit				
	1 = A receive	overflow has c	occurred for a	t least one Rec	eive register		
	0 = A receive	overflow has r	ot occurred				
bit 2	RFUL: Receiv	ve Buffer Full S	Status bit				
	1 = New data	is available in	the Receive r	egisters			
bit 1		mit Buffer Unde	orflow Status I	nit			
	1 = A transmi	t underflow has	s occurred for	at least one Tr	ransmit register		
	0 = A transmi	t underflow has	s not occurred	1			
bit 0	TMPTY: Tran	smit Buffer Em	pty Status bit				
	1 = The Trans	smit registers a	re empty				
	0 = The Trans	smit registers a	re not empty				

REGISTER 24-4: DCISTAT: DCI STATUS REGISTER







© 2013-2014 Microchip Technology Inc.

REGISTER 26-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT **CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	_	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

.. · - •

DIT 15-12	Unimplemented: Read as 0
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = PTGO19
	1100 = PTGO18
	1011 = PWM6H
	1010 = PWM6L
	1001 = PWM5H
	1000 = PWM5L
	0111 = PWM4H
	0110 = PWM4L
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0110 = PWM3H 0100 = PWM3L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0110 = PWM3H 0100 = PWM3L 0011 = PWM2H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0110 = PWM4L 0101 = PWM3H 0101 = PWM3H 0101 = PWM2H 0010 = PWM2H

REGISTER 27-2:	PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	_	_	_	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknow	wn
bit 15-2	Unimplemen	ted: Read as '	0'				
bit 1	RTSECSEL:	RTCC Second	s Clock Outpu	ut Select bit ⁽¹⁾			
	1 = RTCC se	conds clock is	selected for t	he RTCC pin			
	0 = RTCC ala	arm pulse is se	elected for the	RTCC pin			

bit 0 Not used by the RTCC module.

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) must be set.

REGISTER 27-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of 0 or 1.
- bit 11-8 **MTHONE<3:0>:** Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DAYTEN<1:0>:** Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
- bit 3-0 **DAYONE<3:0>:** Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.
- **Note 1:** A write to this register is only allowed when RTCWREN = 1.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
46	MOV	MOV f,Wn		Move f to Wn	1	1	None
		MOV f		Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAGW	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAGW	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None
		MOVPAGW	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

TABLE 31-2:	INSTRUCTION SET OVERVIEW	(CONTINUED)	١

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.





TABLE 33-33:SPI2 AND SPI3 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY)TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCKx Frequency		_	15	MHz	(Note 3)	
SP20	TscF	SCKx Output Fall Time	_	_		ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCKx Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

34.1 High-Temperature DC Characteristics

Charactoristic	VDD Range	Temperature Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33EPXXXGM3XX/6XX/7XX		
HDC5	3.0 to 3.6V ⁽¹⁾	-40°C to +150°C	40		

TABLE 34-1: OPERATING MIPS VS. VOLTAGE

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

TABLE 34-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High-Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+155	°C
Operating Ambient Temperature Range	TA	-40	_	+150	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	D PINT + PI/O			W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 34-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Parameter No. Symbol Characteristic			Min Typ Max Units Condition				Conditions		
Operating Voltage									
HDC10	Supply Voltage								
	Vdd		3.0	3.3	3.6	V	-40°C to +150°C		

TABLE 34-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (Current (IPD)						
HDC60e	4.1	6	mA	+150°C	3.3V	Base Power-Down Current (Notes 1, 3)	
HDC61c	15	30	μA	+150°C	3.3V	Watchdog Timer Current: ∆IwDT (Notes 2, 4)	

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.