

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XEI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 30x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm306-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.6 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

REGISTE	R 3-1: SR: C	PU STATUS	REGISTER				
R/W-0) R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
OA	OB	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0	²⁾ R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽¹) IPL1 ⁽¹⁾	IPL0 ⁽¹⁾	RA	N	OV	Z	С
bit 7							bit 0
Legend:		C = Clearable	e bit				
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	OA: Accumu	lator A Overflov	v Status bit				
	1 = Accumula	ator A has over	flowed				
	0 = Accumula	ator A has not o	overflowed				
bit 14	OB: Accumu	lator B Overflov	v Status bit				
		ator B has over					
		ator B has not o		(2)			
bit 13		lator A Saturati	-				
		ator A is satura ator A is not sa		en saturated at	some time		
bit 12	SB: Accumul	lator B Saturati	on 'Sticky' Sta	tus bit ⁽³⁾			
		ator B is satura ator B is not sa		en saturated at	some time		
bit 11	OAB: OA II O	OB Combined A	ccumulator O	verflow Status	bit		
	1 = Accumula	ator A or B has	overflowed				
hit 10							
bit 10		B Combined A		•	ed at some time	`	
	- ////	A OF B IS SA				5	
bit 9	DA: DO Loop	Active bit					
	1 = DO loop i	n progress not in progress					
bit 8	•	U Half Carry/B	orrow hit				
bit o		-		for byte-sized	data) or 8th low-	order bit (for wo	ord-sized data
	•	sult occurred			,		
		-out from the 4 the result occur		oit (for byte-siz	ed data) or 8th	low-order bit (1	for word-sized
Note 1:	The IPL<2:0> bits Level. The value in IPL<3> = 1.						
2:	The IPL<2:0> Stat	tus bits are read	d-only when th	ne NSTDIS bit	(INTCON1<15>	•) = 1.	
3.	A data write to the		-		-		nd SB or by

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

TABLE 4-45: DMA CONTROLLER REGISTER MAP

IADLE 4-	4J.							-						-		-		
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW	—	_	—	—	_	AMODE1	AMODE0	—	—	MODE1	MODE0	0000
DMA0REQ	0B02	FORCE	_	_	_	_	_	_	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF
DMA0STAL	0B04								STA<1	5:0>								0000
DMA0STAH	0B06		_	_	_	_	STA<23:16>							0000				
DMA0STBL	0B08								STB<1	STB<15:0>							0000	
DMA0STBH	0B0A	—	—	_	_	—	—	—	— STB<23:16>							0000		
DMA0PAD	0B0C								PAD<1	5:0>								0000
DMA0CNT	0B0E		_							CNT<1	3:0>							0000
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	AMODE1 AMODE0 - MODE1 MOI						MODE0	0000	
DMA1REQ	0B12	FORCE	_	_		_	_	_	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF
DMA1STAL	0B14								STA<1	5:0>								0000
DMA1STAH	0B16	Ι	_	_	_	—	—	—	_				STA<2	3:16>				0000
DMA1STBL	0B18								STB<1	5:0>								0000
DMA1STBH	0B1A		_	_	_	_	_	_	_				STB<2	3:16>				0000
DMA1PAD	0B1C								PAD<1	5:0>								0000
DMA1CNT	0B1E	_	_							CNT<1	3:0>							0000
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	AMODE1 AMODE0 - MODE1 MODE					MODE0	0000		
DMA2REQ	0B22	FORCE	_	_	_	_	_	—	_	- IRQSEL7 IRQSEL6 IRQSEL5 IRQSEL4 IRQSEL3 IRQSEL2 IRQSEL1 IRQSE					IRQSEL0	00FF		
DMA2STAL	0B24								STA<1	5:0>								0000
DMA2STAH	0B26		_	_	_	_	_	_	_				STA<2	3:16>				0000
DMA2STBL	0B28								STB<1	5:0>								0000
DMA2STBH	0B2A	_	_	_	_	_	_	_	_				STB<2	3:16>				0000
DMA2PAD	0B2C								PAD<1	5:0>								0000
DMA2CNT	0B2E	—	—							CNT<1	3:0>							0000
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMODE1	AMODE0	_	_	MODE1	MODE0	0000
DMA3REQ	0B32	FORCE	_	-	_	-	_	-	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF
DMA3STAL	0B34								STA<1	5:0>								0000
DMA3STAH	0B36		_	_	_	_	_	_	_				STA<2	3:16>				0000
DMA3STBL	0B38								STB<1	5:0>								0000
DMA3STBH	0B3A	_	_	_		_	_	_	_				STB<2	3:16>				0000
DMA3PAD	0B3C								PAD<1	5:0>								0000
DMA3CNT	0B3E	_	_							CNT<1	3:0>							0000
DMAPWC	0BF0	_	_	—	—	_	—	—	—	—	—	—	—	PWCOL3	PWCOL2	PWCOL1	PWCOL0	0000
DMARQC	0BF2	_	_	_		_	—	_	_	—		_	_	RQCOL3	RQCOL2	RQCOL1	RQCOL0	0000
DMAPPS	0BF4	_	_	_	_	_	—	_	—	—	_	—	_	PPST3	PPST2	PPST1	PPST0	0000
DMALCA	0BF6	_	_	—	_	_	-	_	—	—	—	—	_		LSTCH	1<3:0>		000F
DSADRL	0BF8								DSADR<15:0>					0000				
DSADRH	0BFA	_	_	—		—	—	_						0000				
Logond				Posot valuo														<u>.</u>

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-55: PORTD REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30		TRISD<	<15:12>		_			TRISD8		TRISD<6:1>					—	0160	
PORTD	0E32		RD<1	5:12>			_	—	RD8	—	RD<6:1>					_	xxxx	
LATD	0E34		LATD<	15:12>		_	_	_	LATD8	_	LATD<6:1>				_	xxxx		
ODCD	0E36		ODCD<	<15:12>		_	_	_	ODCD8	_			ODCE)<6:1>			_	0000
CNEND	0E38		CNIED.	<15:12>			_	—	CNIED8	—			CNIE	0<6:1>				0000
CNPUD	0E3A		CNPUD	<15:12>			_	—	CNPUD8	—			CNPU	D<6:1>				0000
CNPDD	0E3C		CNPDD	<15:12>			_	—	CNPDD8	—	CNPDD<6:1>					0000		
ANSELD	0E3E	ANSD<	15:14>	-	_		_	_	_	—	_	_	—	—	_		—	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-56: PORTD REGISTER MAP FOR dsPIC33EPXXXGM306/706DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	0E30	_	_	_		—			TRISD8	_	TRISD	<6:5>	—	_	_	_		0160
PORTD	0E32		_	_	_	_	_	_	RD8	Ι	RD<	6:5>	_	_	_	_	_	xxxx
LATD	0E34	_	_	_		—			LATD8	_	LATD	<6:5>	—	_	_	_		xxxx
ODCD	0E36	_	_	-		—			ODCD8	_	ODCD	<6:5>	—	_	_	_		0000
CNEND	0E38		_	_	_	_	_	_	CNIED8	Ι	CNIED)<6:5>	_	_	_	_	_	0000
CNPUD	0E3A	_	_	_		—	_		CNPUD8	_	CNPU	D<6:5>	—	_	_	_		0000
CNPDD	0E3C	_	_	—	-	—	_	_	—	_	—	_	—	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-57: PORTE REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40		TRISE	ISE<15:12>		— — TRISE<9:8>				_	TRISE	<1:0>	F303					
PORTE	0E42		RE<1	5:12>		_	_	RE<9:8>				—	_		_	RE<	1:0>	xxxx
LATE	0E44		LATE<	:15:12>		_	_	LATE	<9:8>			—	_		_	LATE	<1:0>	xxxx
ODCE	0E46		ODCE.	<15:12>		_	_	ODCE<9:8>				—	_		_	ODCE	<1:0>	0000
CNENE	0E48		CNIEE	<15:12>		_	_	CNIE	=<9:8>			—	_		_	CNIE	<1:0>	0000
CNPUE	0E4A		CNPUE	<15:12>		_	_	CNPU	E<9:8>			—	_		_	CNPU	E<1:0>	0000
CNPDE	0E4C		CNPDE	<15:12>		_	_	CNPD	E<9:8>			—	_		_	CNPD	E<1:0>	0000
ANSELE	0E4E		ANSE<	<15:12>		—	_	ANSE	<9:8>		_			_	_	ANSE	<1:0>	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	DCIMD
bit 15							bit
R/W-0	R/W-0		R/W-0	R/W-0		R/W-0	R/W-0
	-	R/W-0	-	-	R/W-0 C2MD ⁽¹⁾	C1MD ⁽¹⁾	-
l2C1MD bit 7	U2MD	U1MD	SPI2MD	SPI1MD	CZIVID	CIMDO	AD1MD bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	TEMD. Timor	5 Module Disal	alo hit				
DIC 15		odule is disable					
		odule is enable					
bit 14	T4MD: Timer	4 Module Disal	ole bit				
	1 = Timer4 m	odule is disable	ed				
	0 = Timer4 m	odule is enable	ed				
bit 13	T3MD: Timer	3 Module Disal	ole bit				
		odule is disabl					
		odule is enable					
bit 12	-	2 Module Disal					
	-	odule is disable					
L:1 44		odule is enable					
bit 11	-	1 Module Disal					
	-	odule is disable odule is enable					
bit 10		11 Module Disa					
Sit 10		dule is disabled					
		dule is enabled					
bit 9	PWMMD: PW	/M Module Dis	able bit				
	1 = PWM mo	dule is disable	t				
	0 = PWM mo	dule is enabled	l				
bit 8	DCIMD: DCI	Module Disable	e bit				
		ule is disabled					
bit 7		1 Module Disal	ale hit				
		lule is disabled					
		lule is enabled					
bit 6	U2MD: UART	2 Module Disa	ble bit				
		nodule is disabl					
	-	nodule is enable					
bit 5	U1MD: UART	1 Module Disa	ble bit				
	1 = UART1 m	nodule is disabl	ed				
	0 = UART1 m	odule is enabl	ed				

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: These bits are available on dsPIC33EPXXXGM6XX/7XX devices only.

11.7 Peripheral Pin Select Registers

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—				INT1R<6:0>					
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	_	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					

bit 15	Unimplemented: Read as '0'
bit 14-8	INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111100 = Input tied to RPI124
	•
	•
	•
	000001 = Input tied to CMP1
	000000 = Input tied to Vss
bit 7-0	Unimplemented: Read as '0'

REGISTER 16-12: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 **PDCx<15:0>:** PWMx Generator # Duty Cycle Value bits

REGISTER 16-13: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		SDC	x<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		SDC	x<7:0>			
						bit 0
bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	R/W-0	R/W-0 R/W-0 bit W = Writable I	SDC: R/W-0 R/W-0 R/W-0 SDC bit W = Writable bit	SDCx<15:8> R/W-0 R/W-0 R/W-0 SDCx<7:0> SDCx<7:0> bit W = Writable bit U = Unimpler	SDCx<15:8> R/W-0 R/W-0 R/W-0 SDCx<7:0> SDCx<7:0>	SDCx<15:8> R/W-0 R/W-0 R/W-0 R/W-0 SDCx<7:0> SDCx<7:0>

bit 15-0 SDCx<15:0>: Secondary Duty Cycle bits for PWMxL Output Pin bits

Note 1: The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.

NOTES:

18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note: This insures that the first frame transmission after initialization is not shifted or corrupted.

- 2. In Non-Framed 3-Wire mode (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on \overline{SSx} .
- **Note:** This will insure that during power-up and initialization, the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors, for both transmit and receive, appearing as corrupted data.

- 3. FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
- Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 33.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receive buffer and the UxRSR to the empty state
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read0 = Receive buffer is empty

Note 1: Refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) for information on enabling the UART module for transmit operation.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT				
bit 15					•		bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0				
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	—				
bit 7						•	bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Mode	Selection bit							
	0	edge-sensitive									
	0 = Edge 1 is level-sensitive										
bit 14	EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 is programmed for a positive edge response										
bit 13-10	 0 = Edge 1 is programmed for a negative edge response 13-10 EDG1SEL<3:0>: Edge 1 Source Select bits 										
	1111 = Fosc										
	1111 = POSC 1110 = OSCI pin										
	1101 = FRC o										
	1100 = Reser	rved al LPRC oscilla	tor								
	1011 = Intern 1010 = Reser										
	100x = Reser	rved									
	01xx = Reser										
	0011 = CTED 0010 = CTED										
	0001 = OC1 r	•									
	0000 = Time r	1 module									
bit 9	EDG2STAT: E	Edge 2 Status b	bit								
			2 and can be v	vritten to contro	ol the edge sou	rce.					
	1 = Edge 2 has 0 = Edge 2 has	as occurred as not occurred	4								
bit 8	-	Edge 1 Status b									
bit 0		-		vritten to contro	ol the edge sou	rce					
	1 = Edge 1 ha				i lie euge eeu						
	0 = Edge 1 h	as not occurred	t								
bit 7	EDG2MOD: E	Edge 2 Edge Sa	ampling Mode	Selection bit							
	-	edge-sensitive									
h:+ C	•	level-sensitive									
bit 6		dge 2 Polarity		dao roonana							
	 1 = Edge 2 is programmed for a positive edge response 0 = Edge 2 is programmed for a negative edge response 										
	he TGEN bit is				selected as the	e Edge 2 sourc	e in the				
EL	G2SELx bits fi	eiu, otnerwise,	the module WI	i not function.							

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
CON	COE	CPOL				CEVT ⁽²⁾	COUT
bit 15							bit
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1 ⁽²⁾	EVPOL0 ⁽²⁾	—	CREF ⁽¹⁾	—	—	CCH1 ⁽¹⁾	ССН0 ⁽¹⁾
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ıd as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 14 bit 13	0 = Comparat	or is disabled rator Output E or output is pr or output is int	esent on the C	·			
DIL 13	1 = Comparat 0 = Comparat	or output is in	verted	Dit			
bit 12-10	Unimplement	ted: Read as '	0'				
bit 9	CEVT: Compa	arator Event bi	t ⁽²⁾				
		until the bit is	cleared	VPOL<1:0> se	ttings, occurre	ed; disables futur	e triggers an
bit 8	COUT: Compa	arator Output	bit				
	When CPOL 1 = VIN+ > VIN 0 = VIN+ < VIN	1-	ed polarity):				
	When CPOL =	= 1 (inverted p	olarity):				

2: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), **must be cleared** before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

dsPIC33EPXXXGM3XX/6XX/7XX

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
—	—	—	—	—	WDAY2	WDAY1	WDAY0			
bit 15							bit 8			
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
—		HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
bit 15-11	Unimplemen	ted: Read as '	0'							
bit 10-8	WDAY<2:0>:	Binary Coded	Decimal Value	e of Weekday I	Digit bits					
	Contains a value from 0 to 6.									
bit 7-6	bit 7-6 Unimplemented: Read as '0'									
bit 5-4	bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits									
	Contains a value from 0 to 2.									

REGISTER 27-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 27-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0
Legend.							

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

bit 3-0

REGISTER 28-3: PMADDR: PARALLEL MASTER PORT ADDRESS REGISTER (MASTER MODES ONLY)^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CS2	CS1	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8
bit 15							bit 8
	DAMO			DAMA		DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	-n = Value at Reset '1' = Bit is set				ared	x = Bit is unki	nown
bit 15 bit 14	If PMCON<7:6> = $10 \text{ or } 01$: 1 = Chip Select 2 is active 0 = Chip Select 2 is inactive If PMCON<7:6> = $11 \text{ or } 00$: Bit functions as ADDR15.						
bit 13-0	ADDR<13:0>	Destination A	ddress bits				

Note 1: In Enhanced Slave mode, PMADDR functions as PMDOUT1, one of the two Data Buffer registers.

2: This register is not available on 44-pin devices.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN15	PTEN14			PTEN	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			<7:2>			PTEN	l<1:0>
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable bit		U = Unimplem	nented bit, read	l as '0'	
-n = Value at	Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	PTEN15: PM	ICS2 Strobe En	able bit				
	1 = PMA15 ft	unctions as eith	er PMA<15> o	or PMCS2			
	0 = PMA15 ft	unctions as port	t I/O				
bit 14	PTEN14: PM	ICS1 Strobe En	able bit				
	±	unctions as eith	••••••••••••••••	or PMCS1			
0 = PMA14 functions as port I/O							
bit 13-2	PTEN<13:2>	: PMP Address	Port Enable b	oits			
		2> function as 2> function as		lines			
bit 1-0	PTEN<1:0>:	PMALH/PMALI	L Strobe Enab	le bits			

1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL

REGISTER 28-4: PMAEN: PARALLEL MASTER PORT ADDRESS ENABLE REGISTER⁽¹⁾

Note 1: This register is not available on 44-pin devices.

0 = PMA1 and PMA0 function as port I/Os

© 2013-2014 Microchip Technology Inc.

File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserved	0157EC	128										
	02AFEC	256	_	—	—	_	—	_	—	—	—	
	0557EC	512										
Reserved	0157EE	128										
	02AFEE	256	_	_	_	_	_	_	_	—	—	
	0557EE	512										
FICD	0157F0	128										
	02AFF0	256	_	Reserved ⁽²⁾ — JTAGEN Reserved ⁽¹⁾ Reserved ⁽²⁾		—	ICS<	1:0>				
	0557F0	512										
FPOR	0157F2	128										
	02AFF2	256	_	WDTW	IN<1:0>	ALTI2C2	ALTI2C1	BOREN	—	—	—	
	0557F2	512										
FWDT	0157F4	128										
	02AFF4	256	_	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOST<	3:0>		
	0557F4	512										
FOSC	0157F6	128										
	02AFF6	256	_	FCKS	//<1:0>	IOL1WAY —		- OSCIOFNC		POSCMD<1:0>		
	0557F6	512										
FOSCSEL	0157F8	128										
	02AFF8	256	_	IESO	PWMLOCK	_	—	_	FNG	DSC<2:0>		
	0557F8	512										
FGS	0157FA	128										
	02AFFA	256	_	—	—	_	—	_	—	GCP	GWRP	
	0557FA	512										
Reserved	0157FC	128										
	02AFFC	256	—	_	_	_	_	_	_	_	—	
	0557FC	512										
Reserved	0157FE	128										
	02AFFE	256	_	_	_	_	_	_	_	_	_	
	0557FE	512										

TABLE 30-1: CONFIGURATION BYTE REGISTER MAP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.

2: This bit is reserved and must be programmed as '1'.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min. Typ. Max. Units Conditions						
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽¹⁾	_		0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}, -40^{\circ}\text{C} \le TA \le +85^{\circ}\text{C},$ $IOL \le 5 \text{ mA}, +85^{\circ}\text{C} < TA \le +125^{\circ}\text{C}$		
		Output Low Voltage 8x Sink Driver Pins ⁽²⁾	_		0.4	V			
DO20 Voh	Vон	Output High Voltage 4x Source Driver Pins ⁽¹⁾	2.4		—	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
		Output High Voltage 8x Source Driver Pins ⁽²⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$		
DO20A	VoH1	Output High Voltage 4x Source Driver Pins ⁽¹⁾	1.5	_	_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
		4x Source Driver Pins	2.0	_	_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
			3.0	_			$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
		Output High Voltage 8x Source Driver Pins ⁽²⁾	1.5	_	—	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
			2.0	—	—	1	$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
			3.0	_	—		$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		

TABLE 33-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For 44-pin devices: RA3, RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1 and RC<9:3>
 For 64-pin devices: RA4, RA7, RA<10:9>, RB7, RB<15:9>, RC1, RC<9:3>, RC15 and RG<8:7>
 For 100-pin devices: RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1, RC<9:3>, RC15, RD<3:1> and RG<8:6>

TABLE 33-12: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. ⁽¹⁾	Тур.	Max.	Units	Conditions		
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.7	—	2.95	V	V _{DD} (Note 2, Note 3)		
PO10	VPOR	POR Event on VDD Transition High-to-Low	1.75	—	1.95	V	(Note 2)		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The VBOR specification is relative to VDD.

3: The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized.






FIGURE 33-11: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS




TABLE 33-28: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions						
MP10	TFPWM	PWMx Output Fall Time	—		—	ns	See Parameter DO32		
MP11	TRPWM	PWMx Output Rise Time	—	_	—	ns	See Parameter DO31		
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	_	_	15	ns			
MP30	Tfh	Fault Input Pulse Width	15	—	—	ns			

Note 1: These parameters are characterized but not tested in manufacturing.




FIGURE 33-20: SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC40e	3.6	8	mA	+150°C	3.3V	10 MIPS	
HDC42e	5	15	mA	+150°C	3.3V	20 MIPS	
HDC44e	10	20	mA	+150°C	3.3V	40 MIPS	

TABLE 34-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

TABLE 34-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC20	11	25	mA	+150°C	3.3V	10 MIPS	
HDC22	15	30	mA	+150°C	3.3V	20 MIPS	
HDC23	21	50	mA	+150°C	3.3V	40 MIPS	

TABLE 34-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Parameter No.	Typical	Max	Doze Ratio	Units	Conditions			
HDC72a	25	45	1:2	mA	+150°C	3.3V	40 MIPS	
HDC72g ⁽¹⁾	14	33	1:128	mA	+150 C	5.50	40 WIF 3	

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

NOTES: