



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPS
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 30x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm306t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm306t-i-pt</a>

**TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION**

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	<b>1, 2</b>
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	<b>1</b>
Low-Power RC Oscillator (LPRC)	Internal	xx	101	<b>1</b>
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	<b>1</b>
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	<b>1</b>
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	<b>1</b>
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	xx	001	<b>1</b>
Fast RC Oscillator (FRC)	Internal	xx	000	<b>1</b>

**Note 1:** OSC2 pin function is determined by the OSCIOFNC Configuration bit.

**2:** This is the default oscillator mode for an unprogrammed (erased) device.

## 11.7 Peripheral Pin Select Registers

### REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	INT1R<6:0>						
bit 15							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'bit 14-8      **INT1R<6:0>:** Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111100 = Input tied to RPI124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to VSS

bit 7-0      **Unimplemented:** Read as '0'

# dsPIC33EPXXXGM3XX/6XX/7XX

## REGISTER 11-14: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	bit 8						

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	U1RXR<6:0>						
bit 7	bit 0						

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7      **Unimplemented:** Read as '0'

bit 6-0      **U1RXR<6:0>:** Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111100 = Input tied to RPI124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

## REGISTER 11-15: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	bit 8						

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	U2RXR<6:0>						
bit 7	bit 0						

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-7      **Unimplemented:** Read as '0'

bit 6-0      **U2RXR<6:0>:** Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111100 = Input tied to RPI124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26<sup>(1)</sup>**

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C2RXR<6:0>			
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C1RXR<6:0>			
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'bit 14-8      **C2RXR<6:0>:** Assign CAN2 RX Input (C2RX) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111100 = Input tied to RPI124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'bit 6-0      **C1RXR<6:0>:** Assign CAN1 RX Input (C1RX) to the Corresponding RPn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111100 = Input tied to RPI124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

**Note 1:** This register is not available on dsPIC33EPXXXGM3XX devices.

## REGISTER 11-22: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	U4CTSR<6:0>						
bit 15	bit 8						

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	U4RXR<6:0>						
bit 7	bit 0						

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15      **Unimplemented:** Read as '0'

bit 14-8      **U4CTSR<6:0>:** Assign UART4 Clear-to-Send (U4CTS) to the Corresponding RPn/RPIn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111111 = Input tied to RP124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

bit 7      **Unimplemented:** Read as '0'

bit 6-0      **U4RXR<6:0>:** Assign UART4 Receive (U4RX) to the Corresponding RPn/RPIn Pin bits  
(see Table 11-2 for input pin selection numbers)

1111111 = Input tied to RP124

•

•

•

0000001 = Input tied to CMP1

0000000 = Input tied to Vss

## REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0	<b>SYNCSEL&lt;4:0&gt;</b> : Trigger/Synchronization Source Selection bits
	11111 = OCxRS compare event is used for synchronization
	11110 = INT2 is the source for compare timer synchronization
	11101 = INT1 is the source for compare timer synchronization
	11100 = CTMU trigger is the source for compare timer synchronization
	11011 = ADC1 interrupt is the source for compare timer synchronization
	11010 = Analog Comparator 3 is the source for compare timer synchronization
	11001 = Analog Comparator 2 is the source for compare timer synchronization
	11000 = Analog Comparator 1 is the source for compare timer synchronization
	10111 = Input Capture 8 interrupt is the source for compare timer synchronization
	10110 = Input Capture 7 interrupt is the source for compare timer synchronization
	10101 = Input Capture 6 interrupt is the source for compare timer synchronization
	10100 = Input Capture 5 interrupt is the source for compare timer synchronization
	10011 = Input Capture 4 interrupt is the source for compare timer synchronization
	10010 = Input Capture 3 interrupt is the source for compare timer synchronization
	10001 = Input Capture 2 interrupt is the source for compare timer synchronization
	10000 = Input Capture 1 interrupt is the source for compare timer synchronization
	01111 = GP Timer5 is the source for compare timer synchronization
	01110 = GP Timer4 is the source for compare timer synchronization
	01101 = GP Timer3 is the source for compare timer synchronization
	01100 = GP Timer2 is the source for compare timer synchronization
	01011 = GP Timer1 is the source for compare timer synchronization
	01010 = PTGx trigger is the source for compare timer synchronization <sup>(3)</sup>
	01001 = Compare timer is unsynchronized
	01000 = Output Compare 8 is the source for compare timer synchronization <sup>(1,2)</sup>
	00111 = Output Compare 7 is the source for compare timer synchronization <sup>(1,2)</sup>
	00110 = Output Compare 6 is the source for compare timer synchronization <sup>(1,2)</sup>
	00101 = Output Compare 5 is the source for compare timer synchronization <sup>(1,2)</sup>
	00100 = Output Compare 4 is the source for compare timer synchronization <sup>(1,2)</sup>
	00011 = Output Compare 3 is the source for compare timer synchronization <sup>(1,2)</sup>
	00010 = Output Compare 2 is the source for compare timer synchronization <sup>(1,2)</sup>
	00001 = Output Compare 1 is the source for compare timer synchronization <sup>(1,2)</sup>
	00000 = Compare timer is unsynchronized

- Note 1:** Do not use the OCx module as its own synchronization or trigger source.
- 2:** When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.
- 3:** Each Output Compare x module (OCx) has one PTG Trigger/Sync source. See **Section 25.0 “Peripheral Trigger Generator (PTG) Module”** for more information.

PTGO4 = OC1, OC5

PTGO5 = OC2, OC6

PTGO6 = OC3, OC7

PTGO7 = OC4, OC8

# **dsPIC33EPXXXGM3XX/6XX/7XX**

---

---

## **NOTES:**

## 23.2 ADCx Helpful Tips

1. The SMPIx control bits in the ADxCON2 registers:
  - a) Determine when the ADCx interrupt flag is set and an interrupt is generated, if enabled.
  - b) When the CSCNA bit in the ADxCON2 register is set to '1', this determines when the ADCx analog scan channel list, defined in the AD1CSSL/AD1CSSH registers, starts over from the beginning.
  - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADCx Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0.
  - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA Address Pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADCx buffer used in this mode. The ADCx Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using the DMA peripheral.
2. When the DMA module is disabled (ADDMAEN = 0), the ADCx has 16 result buffers. ADCx conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPIx bits and the condition described in 1.c) above. There is no relationship between the ANx input being measured and which ADCx buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
3. When the DMA module is enabled (ADDMAEN = 1), the ADCx module has only 1 ADCx result buffer (i.e., ADC1BUF0) per ADCx peripheral and the ADCx conversion result must be read, either by the CPU or DMA Controller, before the next ADCx conversion is complete to avoid overwriting the previous value.
4. The DONE bit (ADxCON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely, even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADCx. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (ADxCON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
5. Enabling op amps, comparator inputs and external voltage references can limit the availability of analog inputs (ANx pins). For example, when Op Amp 2 is enabled, the pins for AN0, AN1 and AN2 are used by the op amp's inputs and output. This negates the usefulness of Alternate Input mode since the MUXA selections use AN0-AN2. Carefully study the ADCx block diagram to determine the configuration that will best suit your application. Configuration examples are available in the "dsPIC33/PIC24 Family Reference Manual", "Analog-to-Digital Converter (ADC)" (DS70621)

## REGISTER 23-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH<sup>(2)</sup> (CONTINUED)

bit 4	<b>CSS20:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 3	<b>CSS19:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 2	<b>CSS18:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 1	<b>CSS17:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 0	<b>CSS16:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan

**Note 1:** If the op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OA<sub>x</sub> input is used; otherwise, the AN<sub>x</sub> input is used.

**2:** All bits in this register can be selected by the user application. However, inputs selected for scan without a corresponding input on the device convert VREFL.

## REGISTER 24-4: DCISTAT: DCI STATUS REGISTER

r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0
r	r	r	r	SLOT3	SLOT2	SLOT1	SLOT0
bit 15							bit 8

r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0
r	r	r	r	ROV	RFUL	TUNF	TMPTY
bit 7							bit 0

**Legend:**

R = Readable bit

-n = Value at POR

r = Reserved bit

W = Writable bit

'1' = Bit is set


U = Unimplemented bit, read as '0'

'0' = Bit is cleared


x = Bit is unknown

- bit 15-12      **Reserved:** Read as '0'
- bit 11-8      **SLOT<3:0>:** DCI Slot Status bits  
                   1111 = Slot 15 is currently active  
                   .  
                   .  
                   .  
                   0010 = Slot 2 is currently active  
                   0001 = Slot 1 is currently active  
                   0000 = Slot 0 is currently active
- bit 7-4      **Reserved:** Read as '0'
- bit 3      **ROV:** Receive Overflow Status bit  
                   1 = A receive overflow has occurred for at least one Receive register  
                   0 = A receive overflow has not occurred
- bit 2      **RFUL:** Receive Buffer Full Status bit  
                   1 = New data is available in the Receive registers  
                   0 = The Receive registers have old data
- bit 1      **TUNF:** Transmit Buffer Underflow Status bit  
                   1 = A transmit underflow has occurred for at least one Transmit register  
                   0 = A transmit underflow has not occurred
- bit 0      **TMPTY:** Transmit Buffer Empty Status bit  
                   1 = The Transmit registers are empty  
                   0 = The Transmit registers are not empty

**FIGURE 26-3: USER-PROGRAMMABLE BLANKING FUNCTION BLOCK DIAGRAM**



**FIGURE 26-4: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM**



## REGISTER 28-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	RTSECSEL	PMPTTL
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-2      **Unimplemented:** Read as '0'

bit 1      Not used by the PMP module.

bit 0      **PMPTTL:** PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

## REGISTER 29-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X<31:24>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X<23:16>							
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-0      **X<31:16>**: XOR of Polynomial Term X<sup>n</sup> Enable bits

## REGISTER 29-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X<15:8>							
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X<7:1>							
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-1      **X<15:1>**: XOR of Polynomial Term X<sup>n</sup> Enable bitsbit 0      **Unimplemented:** Read as '0'

# **dsPIC33EPXXXGM3XX/6XX/7XX**

---

---

## **NOTES:**

FIGURE 33-13: QEAX/QEBX INPUT CHARACTERISTICS




TABLE 33-30: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)			
Param No.	Symbol	Characteristic <sup>(1)</sup>	Typ. <sup>(2)</sup>	Max.	Units	Conditions
TQ30	TQU <sub>L</sub>	Quadrature Input Low Time	6 TCY	—	ns	
TQ31	TQU <sub>H</sub>	Quadrature Input High Time	6 TCY	—	ns	
TQ35	TQU <sub>IN</sub>	Quadrature Input Period	12 TCY	—	ns	
TQ36	TQU <sub>P</sub>	Quadrature Phase Period	3 TCY	—	ns	
TQ40	TQU <sub>FL</sub>	Filter Time to Recognize Low with Digital Filter	3 * N * TCY	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 ( <b>Note 3</b> )
TQ41	TQU <sub>FH</sub>	Filter Time to Recognize High with Digital Filter	3 * N * TCY	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 ( <b>Note 3</b> )


**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**3:** N = Index Channel Digital Filter Clock Divide Select bits. Refer to the "dsPIC33/PIC24 Family Reference Manual", "Quadrature Encoder Interface (QEI)" (DS70601). Please see the Microchip web site for the latest "dsPIC33/PIC24 Family Reference Manual" sections.

# dsPIC33EPXXXGM3XX/6XX/7XX

**FIGURE 33-18: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS**



**TABLE 33-35: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING REQUIREMENTS**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP10	FscP	Maximum SCKx Frequency	—	—	9	MHz	-40°C to +125°C <b>(Note 3)</b>
SP20	TscF	SCKx Output Fall Time	—	—	—	ns	See Parameter DO32 <b>(Note 4)</b>
SP21	TscR	SCKx Output Rise Time	—	—	—	ns	See Parameter DO31 <b>(Note 4)</b>
SP30	TdoF	SDOx Data Output Fall Time	—	—	—	ns	See Parameter DO32 <b>(Note 4)</b>
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See Parameter DO31 <b>(Note 4)</b>
SP35	Tsch2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	


**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

**FIGURE 33-20: SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)  
TIMING CHARACTERISTICS**



**TABLE 33-58: ADCx MODULE SPECIFICATIONS (10-BIT MODE)**

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) <sup>(1)</sup> Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
<b>ADC Accuracy (10-Bit Mode)</b>							
AD20b		Resolution	10 Data Bits		bits		
AD21b	INL	Integral Nonlinearity	-0.625	—	0.625	LSb	-40°C ≤ TA ≤ +85°C ( <b>Note 2</b> )
			-1.5	—	1.5	LSb	+85°C < TA ≤ +125°C ( <b>Note 2</b> )
AD22b	DNL	Differential Nonlinearity	-0.25	—	0.25	LSb	-40°C ≤ TA ≤ +85°C ( <b>Note 2</b> )
			-0.25	—	0.25	LSb	+85°C < TA ≤ +125°C ( <b>Note 2</b> )
AD23b	GERR	Gain Error	-2.5	—	2.5	LSb	-40°C ≤ TA ≤ +85°C ( <b>Note 2</b> )
			-2.5	—	2.5	LSb	+85°C < TA ≤ +125°C ( <b>Note 2</b> )
AD24b	EOFF	Offset Error	-1.25	—	1.25	LSb	-40°C ≤ TA ≤ +85°C ( <b>Note 2</b> )
			-1.25	—	1.25	LSb	+85°C < TA ≤ +125°C ( <b>Note 2</b> )
AD25b	—	Monotonicity	—	—	—	—	Guaranteed
<b>Dynamic Performance (10-Bit Mode)</b>							
AD30b	THD	Total Harmonic Distortion <sup>(3)</sup>	—	64	—	dB	
AD31b	SINAD	Signal to Noise and Distortion <sup>(3)</sup>	—	57	—	dB	
AD32b	SFDR	Spurious Free Dynamic Range <sup>(3)</sup>	—	72	—	dB	
AD33b	FNYQ	Input Signal Bandwidth <sup>(3)</sup>	—	550	—	kHz	
AD34b	ENOB	Effective Number of Bits <sup>(3)</sup>	—	9.4	—	bits	

**Note 1:** Device is functional at  $V_{BORMIN} < V_{DD} < V_{DDMIN}$ , but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, may have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

**2:** For all accuracy specifications,  $V_{INL} = AV_{SS} = V_{REFL} = 0V$  and  $AV_{DD} = V_{REFH} = 3.6V$ .

**3:** Parameters are characterized but not tested in manufacturing.

**TABLE 34-5: DC CHARACTERISTICS: IDLE CURRENT (I<sub>IDLE</sub>)**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +150°C			
Parameter No.	Typical	Max	Units	Conditions		
HDC40e	3.6	8	mA	+150°C	3.3V	10 MIPS
HDC42e	5	15	mA	+150°C	3.3V	20 MIPS
HDC44e	10	20	mA	+150°C	3.3V	40 MIPS

**TABLE 34-6: DC CHARACTERISTICS: OPERATING CURRENT (I<sub>DD</sub>)**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +150°C			
Parameter No.	Typical	Max	Units	Conditions		
HDC20	11	25	mA	+150°C	3.3V	10 MIPS
HDC22	15	30	mA	+150°C	3.3V	20 MIPS
HDC23	21	50	mA	+150°C	3.3V	40 MIPS

**TABLE 34-7: DC CHARACTERISTICS: DOZE CURRENT (I<sub>DOZE</sub>)**

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +150°C			
Parameter No.	Typical	Max	Doze Ratio	Units	Conditions	
HDC72a	25	45	1:2	mA	+150°C	3.3V
HDC72g <sup>(1)</sup>	14	33	1:128	mA		40 MIPS

**Note 1:** Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

# dsPIC33EPXXXGM3XX/6XX/7XX

---

Program Address Space .....	37
Memory Map for dsPIC33EP128GM3XX/6XX/7XX Devices .....	37
Memory Map for dsPIC33EP256GM3XX/6XX/7XX Devices .....	38
Memory Map for dsPIC33EP512GM3XX/6XX/7XX Devices .....	39
Program Memory	
Organization.....	40
Reset Vector .....	40
Program Space	
Address Construction.....	101
Data Access from Program Memory Using Table Instructions.....	102
Table Read Instructions	
TBLRDH.....	102
TBLRDL .....	102
Programmable CRC	
Control Registers .....	407
Overview .....	406
Setup Examples.....	406
Programmable Cyclic Redundancy Check (CRC)	
Generator.....	405
PTG	
Control Registers .....	351
Introduction .....	349
Output Descriptions .....	364
Step Commands and Format .....	361
<b>Q</b>	
Quadrature Encoder Interface (QEI).....	257
Control Registers .....	259
<b>R</b>	
Real-Time Clock and Calender (RTCC).....	383
Referenced Sources .....	13
Register	
PTGADJ (PTG Adjust) .....	359
PTGL0 (PTG Literal 0) .....	359
PTGQPTR (PTG Step Queue Pointer) .....	360
PTGQUEx (PTG Step Queue x) .....	360
Register Maps	
ADC1 and ADC2 .....	66
CAN1 (When WIN (C1CTRL) = 0 or 1) .....	68
CAN1 (When WIN (C1CTRL) = 0) .....	68
CAN1 (When WIN (C1CTRL) = 1) .....	69
CAN2 (When WIN (C1CTRL) = 0 or 1) .....	70
CAN2 (When WIN (C1CTRL) = 0) .....	71
CAN2 (When WIN (C1CTRL) = 1) .....	72
Configuration Byte .....	412
CPU Core.....	46
CTMU .....	82
DCI .....	65
DMA Controller .....	83
I2C1 and I2C2.....	63
Input Capture 1-8 .....	53
Interrupt Controller (dsPIC33EPXXXGM3XX Devices) .....	50
Interrupt Controller (dsPIC33EPXXXGM6XX/7XX Devices) .....	48
JTAG Interface .....	82
NVM .....	78
Op Amp/Comparator.....	81
Output Compare .....	54
Pad Configuration .....	89
Parallel Master/Slave Port .....	79
Peripheral Pin Select Input	
(dsPIC33EPGM60X/7XX Devices) .....	76
Peripheral Pin Select Input	
(dsPIC33EPXXXGM3XX Devices) .....	77
Peripheral Pin Select Output	
(dsPIC33EPXXXGM304/604 Devices) .....	74
Peripheral Pin Select Output	
(dsPIC33EPXXXGM306/706 Devices) .....	74
Peripheral Pin Select Output	
(dsPIC33EPXXXGM310/710 Devices) .....	75
PMD (dsPIC33EPXXXGM3XX Devices) .....	80
PMD (dsPIC33EPXXXGM6XX/7XX Devices) .....	79
PORTA (dsPIC33EPXXXGM304/604 Devices).....	84
PORTA (dsPIC33EPXXXGM306/706 Devices).....	84
PORTA (dsPIC33EPXXXGM310/710 Devices).....	84
PORTB (dsPIC33EPXXXGM304/604 Devices).....	85
PORTB (dsPIC33EPXXXGM306/706 Devices).....	85
PORTB (dsPIC33EPXXXGM310/710 Devices).....	85
PORTC (dsPIC33EPXXXGM304/604 Devices) .....	86
PORTC (dsPIC33EPXXXGM306/706 Devices) .....	86
PORTC (dsPIC33EPXXXGM310/710 Devices) .....	86
PORTD (dsPIC33EPXXXGM306/706 Devices) .....	87
PORTD (dsPIC33EPXXXGM310/710 Devices) .....	87
PORTE (dsPIC33EPXXXGM306/706 Devices) .....	88
PORTE (dsPIC33EPXXXGM310/710 Devices) .....	87
PORTF (dsPIC33EPXXXGM306/706 Devices) .....	88
PORTF (dsPIC33EPXXXGM310/710 Devices) .....	88
PORTG (dsPIC33EPXXXGM306/706 Devices) .....	89
PORTG (dsPIC33EPXXXGM310/710 Devices) .....	89
Programmable CRC .....	73
PTG .....	56
PWM .....	57
PWM Generator 1 .....	57
PWM Generator 2 .....	58
PWM Generator 3 .....	58
PWM Generator 4 .....	59
PWM Generator 5 .....	59
PWM Generator 6 .....	60
QEI1 .....	61
QEI2 .....	62
Real-Time Clock and Calendar .....	82
Reference Clock .....	78
SPI1, SPI2 and SPI3 .....	64
System Control .....	78
Timers .....	52
UART1 and UART2 .....	63
UART3 and UART4 .....	64
Registers	
ADxCHS0 (ADCx Input Channel 0 Select) .....	338
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) .....	337
ADxCON1 (ADCx Control 1) .....	331
ADxCON2 (ADCx Control 2) .....	333
ADxCON3 (ADCx Control 3) .....	335
ADxCON4 (ADCx Control 4) .....	336
ADxCSSH (ADCx Input Scan Select High) .....	340
ADxCSSL (ADCx Input Scan Select Low) .....	342
ALCFGRPT (Alarm Configuration) .....	388
ALRMVAL (Alarm Minutes and Seconds Value, ALRMPTR = 00) .....	393
ALRMVAL (Alarm Month and Day Value, ALRMPTR = 10) .....	391
ALRMVAL (Alarm Weekday and Hours Value, ALRMPTR = 01) .....	392
ALTDTRx (PWMx Alternate Dead-Time) .....	246