

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm310-e-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IADLL	ABLE 4-3. INTERROFT CONTROLLER REGISTER MAP FOR USFIC33EFAAAGMISAA DEVICES (CONTINUED)																	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC11	0856	_	T6IP2	T6IP1	T6IP0	—	—	_	—	_	PMPIP2 ⁽¹⁾	PMPIP1 ⁽¹⁾	PMPIP0 ⁽¹⁾	—	OC8IP2	OC8IP1	OC8IP0	4444
IPC12	0858	_	T8IP2	T8IP1	T8IP0	_	MI2C2IP2	MI2C2IP1	MI2C2IP0	_	SI2C2IP2	SI2C2IP1	SI2C2IP0	_	T7IP2	T7IP1	T7IP0	4444
IPC13	085A	_	_	_	_	-	INT4IP2	INT4IP1	INT4IP0	-	INT3IP2	INT3IP1	INT3IP0	_	T9IP2	T9IP1	T9IP0	4444
IPC14	085C	_	DCIEIP2	DCIEIP1	DCIEIP0	_	QEI1IP2	QEI1IP2	QEI1IP0	_	PCEPIP2	PCEPIP1	PCEPIP0	_	_	_	_	4444
IPC15	085E	_	FLT1IP2	FLT1IP1	FLT1IP0		RTCCIP2(2)	RTCCIP1(2)	RTCCIP0(2)			_	_	_	DCIIP2	DCIIP1	DCIIP0	0404
IPC16	0860	_	CRCIP2	CRCIP1	CRCIP0		U2EIP2	U2EIP1	U2EIP0		U1EIP2	U1EIP1	U1EIP0	_	FLT2IP2	FLT2IP1	FLT2IP0	4440
IPC18	0864	_	C2TXIP2	C2TXIP1	C2TXIP0		FLT3IP2	FLT3IP1	FLT3IP0		PCESIP2	PCESIP1	PCESIP0	_	_		_	4040
IPC19	0866	_	_		_		_	-	_		CTMUIP2	CTMUIP1	CTMUIP0	_	FLT4IP2	FLT4IP1	FLT4IP0	0004
IPC20	0868	_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	_	U3EIP2	U3EIP1	U3EIP0	_	_	_	_	0000
IPC21	086A	_	U4EIP2	U4EIP1	U4EIP0		_	-	_			_	_	_	_		_	0000
IPC22	086C	_	SPI3IP2	SPI3IP1	SPI3IP0		SPI3EIP2	SPI3EIP1	SPI3EIP0		U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0	0000
IPC23	086E	_	PGC2IP2	PGC2IP1	PGC2IP0		PWM1IP2	PWM1IP1	PWM1IP0			_	_	_	_		_	4400
IPC24	0870	_	PWM6IP2	PWM6IP1	PWM6IP0		PWM5IP2	PWM5IP1	PWM5IP0		PWM4IP2	PWM4IP1	PWM4IP0	_	PWM3IP2	PWM3IP1	PWM3IP0	4444
IPC35	0886	_	JTAGIP2	JTAGIP1	JTAGIP0		ICDIP2	ICDIP1	ICDIP0			_	_	_	_		_	4400
IPC36	0888	_	PTG0IP2	PTG0IP1	PTG0IP0	-	PTGWDTIP2	PTGWDTIP1	PTGWDTIP0		PTGSTEPIP2	PTGSTEPIP1	PTGSTEPIP0	—	_		_	4440
IPC37	088A	_	_	-	_	-	PTG3IP2	PTG3IP1	PTG3IP0		PTG2IP2	PTG2IP1	PTG2IP0	_	PTG1IP2	PTG1IP1	PTG1IP0	0444
INTTREG	08C8	_	—		_	ILR3	ILR2	ILR1	ILR0	VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES (CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The PMPIF/PMPIE/PMPIPx flags are not available on 44-pin devices.

2: The RTCCIF/RTCCIE/RTCCIPx flags are not available on 44-pin devices.

Name Name NameAddr.Bit 10Bit 10Bit 10Bit 10Bit 10Bit 10Bit 10Bit 20Bit 10Bit 20Bit														MAP	ISTER N	SREG	TIMER	4-4:	TABLE 4
PR1 0102 Period Register 1 TICON 0104 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — TSYNC TCS — TIM2 0106 - Time? Period Register FORATE TCKPS1 TCKPS1 TCKPS1 TCKPS0 — TSYNC TCS — TIM3 0106 - Time? Register for 32-bit timer operations only) - TTSYNC TCS — TRR3H_D 0106 - - Time? Period Register 3 - TCS - - - TGATE TCKPS0 T32 - TCS - - - TGATE TCKPS0 TSD - TCS - - - TGATE TCKPS0 TSD - TCS - - TTSD - TCS - - TGATE TCKPS0 TSD - TCS - TTSD - TTSD TCS - TTSD TTSD TTSD TTSD TTSD	All Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Addr.	-
TICON 014// TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 - TSYNC TCS - TMR2 0106 - Timer2 Register - TGATE TCKPS1 TCKPS0 - TSYNC TCS - TMR3 0106 - Timer3 Register - TS2-bit filter operations only) - TCKPS0 T32 - TCS - - - - TCS - - TCS - - TCS - TCS - TCS - TCS - TCS - TCS 1 1 1	0000							r	er1 Registe	Tim								0100	TMR1
TMR2 0.106 Timer2 Register TMR3HLD 0108 Timer3 Holding Register (For 32-bit timer operations only) TMR3 0100 Period Register 2 PR2 0100 Period Register 2 PR3 0110 TON - TSIDL - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4HD 0110 TON - TSIDL - - - - TGCR TCKPS1 TCKPS0 T32 - TCS - TMR5HD 0116 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5HD	FFFF	Period Register 1											0102	PR1					
TMR3HLD 0108 Timer3 Holding Register (For 32-bit timer operations only) TMR3 010A Timer3 Register PR2 010C Period Register 2 PR3 0100 Period Register 2 PR3 0100 Timer3 Register 2 PR3 0100 Timer3 Register 2 PR3 0110 TON - TISDL - - Period Register 1 TMR4 0110 ToN - Timer3 Register TMR4 0114 Timer5 Holding Register (For 32-bit timer operations only) TMR5 OTIR TIMEr5 Register TMR5 OTIR ToKPS1 TCKPS1	0000	_	TCS	TSYNC	—	TCKPS0	TCKPS1	TGATE		_	_	_	—	_	TSIDL	_	TON	0104	T1CON
TMR3 010A Timer3 Register 7 PR2 010C Period Register 3 TZCON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5 0114 - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5 0118 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T4CON 0112 TON <	0000	-						r	er2 Registe	Tim								0106	TMR2
PR2 010C Period Register 2 PR3 010E Period Register 3 T2CON 0110 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - - - TGATE TCKPS0 T32 - TCS - TMR5HLD 0118 - - - - - Period Register 4 Period Register 4 PR5 0110 - - - - - - TGATE TCKPS0 T32 - TCS - T4CON 0112 TON - TSIDL - - - - TGA	xxxx						ions only)	timer operat	(For 32-bit	g Register	er3 Holdin	Time						0108	TMR3HLD
PR3 010E Period Register 3 T2CON 0110 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - TGATE TCKPS0 T32 - TCS - TMR5 0116 - - Timer5 Holding Register (For 32-bit timer operations only) - TCS - - - TGATE TCKPS0 T32 - TCS - PR4 0114 - - - - TGATE TCKPS0 T32 - TCS - T4CON 0112 TON	0000	Timer3 Register 000										010A	TMR3						
T2CON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - TGATE TCKPS1 TCKPS0 - - TCS - TMR4 0114 - - - - TGS0 - - TCS 10116 - - TGATE TCKPS1 TCKPS0 T32 - TCS - - TCS - TCS - TCS - TCS - TCS - TCS 10112 TCS TCS 10116 TCS <td>FFFF</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2</td> <td>od Register</td> <td>Peri</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>010C</td> <td>PR2</td>	FFFF							2	od Register	Peri								010C	PR2
T3CON 0112 TON — TSIDL — — — — TGATE TCKPS0 — — — TCS — TMR4 0114	FFFF							3	od Register	Peri								010E	PR3
TMR4 0114 Immediate Timer4 Register TMR4LD 0116 Timer5 Holding Register (For 32-bit timer operations only) TMR5 0118 PR4 011A PR5 011C TMR6 012 TMR6 012 TMR7 012 TMR7 012 PR6 012 TMR7 0126 TMR7 0126 PR7 0128 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR7 0126 PR7 0128 PR7 0124 TMR7 0126 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR8 0130	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	_	_		—	—		TSIDL		TON	0110	T2CON
TMRSHLD 0116 TimerS Holding Register (For 32-bit timer operations only) TMRS 0118 TimerS Register PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T5CON 0120 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR6 0120 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR6 0122 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR7 0126 Timer7 Holding Register (For 32-bit timer operations only) TImer7 Register Period Register 6 PR7 012A TSIDL - - - - TGATE TCKPS0 T32	0000	—	TCS	—	—	TCKPS0	TCKPS1	TGATE	_	_		—	—		TSIDL		TON	0112	T3CON
TMR5 0118 Timer5 Register PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T4CON 011E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — — — — — — — — — TCS — — — — — — TCS P P P P P P P P P P <t< td=""><td>0000</td><td></td><td></td><td></td><td></td><td></td><td></td><td>r</td><td>er4 Registe</td><td>Tim</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0114</td><td>TMR4</td></t<>	0000							r	er4 Registe	Tim								0114	TMR4
PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR7 0126 Timer7 Holding Register (For 32-bit timer operations only) TImer7 Register Period Register 6 Period Register Period Register Period Register TCKPS0 T32 — TCS — T6CON 012C TON — TSIDL — —	xxxx						ions only)	timer operat	(For 32-bit	g Register	er5 Holdin	Time						0116	TMR5HLD
PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — TMR6 0122	0000							r	er5 Registe	Tim								0118	TMR5
T4CON 011E TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122	FFFF	Period Register 4 F									011A	PR4							
T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR6 0122	FFFF	Period Register 5									011C	PR5							
TMR6 0122 Timer6 Register TMR7HLD 0124 Timer7 Holding Register (For 32-bit timer operations only) TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 -	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	—			—	—		TSIDL	-	TON	011E	T4CON
TMR7 HLD 0124 Timer7 Holding Register (For 32-bit timer operations only) TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 0122 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 - - - - - TImer8 Register	0000	—	TCS	—	—	TCKPS0	TCKPS1	TGATE	—			—	—		TSIDL		TON	0120	T5CON
TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 - - - - TGATE TCKPS1 TCKPS0 - <td>0000</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>r</td> <td>ier6 Registe</td> <td>Tim</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0122</td> <td>TMR6</td>	0000							r	ier6 Registe	Tim								0122	TMR6
PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON — TSIDL — — — TGATE TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — TMR8 0130 — TSIDL — — — — TImer8 Register	xxxx						ions only)	timer operat	For 32-bit	g Register	er7 Holdin	Time						0124	TMR7HLD
PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - TImer8 Register	0000							r	er7 Registe	Tim								0126	TMR7
T6CON 012C TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR8 0130	FFFF							6	od Register	Peri								0128	PR6
T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR8 0130	FFFF							7	od Register	Peri								012A	PR7
TMR8 0130 Timer8 Register	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	—	—	_	—	—	—	TSIDL	_	TON	012C	T6CON
	0000	—	TCS	—	_	TCKPS0	TCKPS1	TGATE	_	—	_	—	—	—	TSIDL	_	TON	012E	T7CON
TMR9HLD 0132 Timer9 Holding Register (For 32-bit timer operations only)	0000							r	er8 Registe	Tim								0130	TMR8
	xxxx						ions only)	timer operat	For 32-bit	g Register	er9 Holdin	Time						0132	TMR9HLD
TMR9 0134 Timer9 Register	0000							r	er9 Registe	Tim								0134	TMR9
PR8 0136 Period Register 8	FFFF							8	od Register	Peri								0136	PR8
PR9 0138 Period Register 9	FFFF	Period Register 9 FFF								0138	PR9								
T8CON 013A TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS —	0000	-	TCS	—	T32	TCKPS0	TCKPS1	TGATE	_	_	_	_	—	_	TSIDL	_	TON	013A	T8CON
T9CON 013C TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — TCS —	0000	-	TCS	-	_	TCKPS0	TCKPS1	TGATE	_	_	_	_	—	_	TSIDL	_	TON	013C	T9CON

dsPIC33EPXXXGM3XX/6XX/7XX


TABLE 4-4: TIMERS REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

IABLE	4-34:	PERI	PHERA	L PIN 5	ELECI	INFUI	REGISI		P FUR C	ISPIC33			DEVICE	3						
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
RPINR0	06A0	_				NT1R<6:0	>			_	—		—	—	—	—	_	0000		
RPINR1	06A2	_	—	—	—	—	_	_	—	_	INT2R<6:0>						0000			
RPINR3	06A6	_	_	_	—	—	_	_	_	_	T2CKR<6:0>						0000			
RPINR7	06AE	—				IC2R<6:0>	•			_	IC1R<6:0>						0000			
RPINR8	06B0	—				IC4R<6:0>	•			_				IC3R<6:0>				0000		
RPINR9	06B2	—				IC6R<6:0>	•							IC5R<6:0>				0000		
RPINR10	06B4	—				IC8R<6:0>	•			_				IC7R<6:0>				0000		
RPINR11	06B6	—	—	_			_						(OCFAR<6:0	>			0000		
RPINR12	06B8	_			I	-LT2R<6:0	>			_	FLT1R<6:0>					0000				
RPINR14	06BC	—			C	QEB1R<6:0)>			_	QEA1R<6:0>									0000
RPINR15	06BE	_	HOME1R<6:0>						_	INDX1R<6:0>					0000					
RPINR16	06C0	_			C	QEB2R<6:0)>			_	QEA2R<6:0>					0000				
RPINR17	06C2	_			H	OME2R<6:	0>			_	INDX2R<6:0>					0000				
RPINR18	06C4	_	—	_			—			_	U1RXR<6:0>				0000					
RPINR19	06C6	—	—	—			—			_	U2RXR<6:0>					0000				
RPINR22	06CC	—			9	SCK2R<6:0)>				SDI2R<6:0>				0000					
RPINR23	06CE	—	_	_			_			_				SS2R<6:0>				0000		
RPINR24	06D0	—			C	SCKR<6:0)>			_				CSDIR<6:0>	>			0000		
RPINR25	06D2	—	_	_			_			_			(COFSR<6:0	>			0000		
RPINR27	06D6	—			U	3CTSR<6:	0>			_			ι	J3RXR<6:0	>			0000		
RPINR28	06D8	—			U	4CTSR<6:	0>			_			ι	J4RXR<6:0	>			0000		
RPINR29	06DA	—			5	SCK3R<6:0	>			_				SDI3R<6:0>	•			0000		
RPINR30	06DC	—	—	—	_	—	—	_	_	_				SS3R<6:0>				0000		
RPINR37	06EA	_			S	YNCI1R<6:	0>			—	—	_	—	—	_	—	—	0000		
RPINR38	06EC	_			DT	CMP1R<6	:0>			—	_	_	—	_	—		—	0000		
RPINR39	06EE	_			DT	CMP3R<6	:0>			—			D	TCMP2R<6:	0>			0000		
RPINR40	06F0	_	DTCMP5R<6:0>					_			D	TCMP4R<6:	0>			0000				
RPINR41	06F2	—	—	—	_	—	—	_	—	—			D	TCMP6R<6:	0>			0000		

TABLE 4-34: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Figure 4-10.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS only. The Data Space and EDS can be read from, and written to, using DSRPAG and DSWPAG, respectively.

11.5 High-Voltage Detect

The dsPIC33EPXXXGM3XX/6XX/7XX devices contain High-Voltage Detection (HVD) which monitors the VCAP voltage. The HVD is used to monitor the VCAP supply voltage to ensure that an external connection does not raise the value above a safe level (~2.4V). If high core voltage is detected, all I/Os are disabled and put in a tri-state condition. The device remains in this I/O tristate condition as long as the high-voltage condition is present.

11.6 I/O Helpful Tips

- In some cases, certain pins, as defined in Table 33-10 under "Injection Current", have internal protection diodes to VDD and VSs. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD – 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specifications. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of this data sheet. For example:

VOH = 2.4V @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in **Section 33.0 "Electrical Characteristics"** for additional information.

R/W-0 R/W-0	R/W-0 R/W-0 W = Writable H '1' = Bit is set ted: Read as '0		R/W-0 DTCMP5R<6:(R/W-0 DTCMP4R<6:(U = Unimplen '0' = Bit is cle	R/W-0)>	R/W-0 R/W-0 d as '0' x = Bit is unkr	R/W-0 bit 8 R/W-0 bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	R/W-0 DTCMP4R<6:(U = Unimplen	R/W-0)>	d as '0'	R/W-0 bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	DTCMP4R<6:(U = Unimplen)>	d as '0'	R/W-0 bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	DTCMP4R<6:(U = Unimplen)>	d as '0'	bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	DTCMP4R<6:(U = Unimplen)>	d as '0'	bit 0
nimplemen	'1' = Bit is set		U = Unimplen	nented bit, rea		
nimplemen	'1' = Bit is set		•			
nimplemen	'1' = Bit is set		•			nown
nimplemen	'1' = Bit is set		•			nown
nimplemen			'0' = Bit is cle	ared	x = Bit is unkr	nown
nimplemen	ted: Read as 'o	0,				
111100 = In	put tied to RPI	124				
nimplemen	ted: Read as '0	0'				
TCMP4R<6 ee Table 11 111100 = In	: 0>: Assign PW -2 for input pin aput tied to RPI	VM Dead-Tim selection nur 124		n Input 4 to th	e Correspondin	g RPn Pin bits
) r 1	00000 = Ir himplemen CCMP4R<6 ee Table 11 11100 = Ir 00001 = Ir	00000 = Input tied to Vss implemented: Read as ' CMP4R<6:0>: Assign PV e Table 11-2 for input pin 11100 = Input tied to RPI 00001 = Input tied to CMI	ee Table 11-2 for input pin selection nur 11100 = Input tied to RPI124 00001 = Input tied to CMP1	00000 = Input tied to Vss implemented: Read as '0' CMP4R<6:0>: Assign PWM Dead-Time Compensation the Table 11-2 for input pin selection numbers) 11100 = Input tied to RPI124	00000 = Input tied to Vss implemented: Read as '0' CCMP4R<6:0>: Assign PWM Dead-Time Compensation Input 4 to the the Table 11-2 for input pin selection numbers) 11100 = Input tied to RPI124 00001 = Input tied to CMP1	00000 = Input tied to Vss implemented: Read as '0' CCMP4R<6:0>: Assign PWM Dead-Time Compensation Input 4 to the Corresponding the Table 11-2 for input pin selection numbers) 11100 = Input tied to RPI124 00001 = Input tied to CMP1

REGISTER 11-34: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_				RP43	R<5:0>				
bit 15		•					bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	-		10000	_	R<5:0>	1000 0	1000 0		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown									
bit 15-14	Unimpleme	nted: Read as '	0'						
bit 13-8 RP43R<5:0>: Peripheral Output Function is Assigned to RP43 Output Pin bits									

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP42R<5:0>: Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 11-3 for peripheral function numbers)

(see Table 11-3 for peripheral function numbers)

REGISTER 11-35: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_			RP49F	२<5:0>				
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_			RP48F	२<5:0>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP49R<5:0>:** Peripheral Output Function is Assigned to RP49 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP48R<5:0>:** Peripheral Output Function is Assigned to RP48 Output Pin bits (see Table 11-3 for peripheral function numbers)

			(1)
REGISTER 11-42:	RPOR12: PERIPHERAL	PIN SELECT OUTPUT	REGISTER 12 ⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
-	-			RP127R	-				
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP126R	<5:0>				
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpleme	nted bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unkr	nown		
bit 15-14	Unimplem	ented: Read as '	0'						
bit 13-8		:0>: Peripheral C 11-3 for periphera	•	on is Assigned to F mbers)	RP127 Outp	ut Pin bits			
bit 7-6	Unimplem	ented: Read as '	0'						
bit 5-0 RP126R<5:0>: Peripheral Output Function is Assigned to RP126 Output Pin bits (see Table 11-3 for peripheral function numbers)									

Note 1: This register is not available on dsPIC33EPXXXGM30X/604/706 devices.

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit 0
		0		1			
Legend: R = Readable	b :4		-		n to clear the bit		
-n = Value at F		W = Writable '1' = Bit is set		0 = Unimple 0' = Bit is cle	mented bit, read	x = Bit is unki	
	-OK	I – DILIS SEL			areu	x – Dit is uliki	IOWIT
bit 15-14	Unimplemen	ted: Read as '	י)				
bit 13	-	mitter in Error S		bit			
		er is in Bus Off					
	0 = Transmitte	er is not in Bus	Off state				
bit 12	TXBP: Transr	mitter in Error S	State Bus Pas	sive bit			
		er is in Bus Pa					
L:1 44		er is not in Bus					
bit 11		ver in Error Sta is in Bus Passi		/e dit			
		is not in Bus Passi					
bit 10		nsmitter in Erro		na bit			
		er is in Error W		5			
	0 = Transmitte	er is not in Erro	or Warning sta	ite			
bit 9	RXWAR: Rec	eiver in Error S	State Warning	bit			
		is in Error War					
h # 0		is not in Error \	•	Ctata Manaina	b :4		
bit 8		nsmitter or Rec er or receiver is		•	DIT		
		er or receiver is					
bit 7		Message Inter		5			
		request has occ					
	•	request has not					
bit 6		Wake-up Activi	, ,	ag bit			
		request has occ					
hit E	-	request has not		ouroop in CvIN	TE<12.95 ragio	tor)	
bit 5		request has occ		Jurces in Cxin	TF<13:8> regis	ler)	
		request has not					
bit 4	•	ted: Read as '					
bit 3	-	Almost Full In		it			
	1 = Interrupt r	equest has occ	curred				
		request has not					
bit 2		Buffer Overflow	•	ig bit			
		request has occ					
	0 = interrupt r	request has not	occurred				

REGISTER 21-6: CXINTF: CANX INTERRUPT FLAG REGISTER

REGISTER 21-6: CxINTF: CANx INTERRUPT FLAG REGISTER (CONTINUED)

bit 1	RBIF: RX Buffer Interrupt Flag bit
	 Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	TBIF: TX Buffer Interrupt Flag bit
	 I = Interrupt request has occurred
	O = Interrupt request has not accurred.

0 = Interrupt request has not occurred

REGISTER 21-7: CxINTE: CANx INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	IVRIE: Invalid Message Interrupt Enable bit
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 6	WAKIE: Bus Wake-up Activity Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 5	ERRIE: Error Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIE: FIFO Almost Full Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit
	 1 = Interrupt request is enabled 0 = Interrupt request is not enabled
bit 1	RBIE: RX Buffer Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled
bit 0	TBIE: TX Buffer Interrupt Enable bit
	1 = Interrupt request is enabled0 = Interrupt request is not enabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
	—	—	—	—	—	—	ADDMAEN		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—	—	—	—	DMABL2	DMABL1	DMABL0		
bit 7							bit 0		
Legend:									
R = Readal	ble bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared			x = Bit is unknown		
bit 15-9	Unimplemen	ted: Read as '0)'						
bit 8	ADDMAEN: A	ADCx DMA Ena	able bit						
				•	ster for transfer h ADC1BUFF re	•			
bit 7-3		ted: Read as '0				,giotoro, Divi/ (v			
bit 2-0	-			Iffer Locations	per Analog Inp	ut bits			
bit 2-0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits 111 = Allocates 128 words of buffer to each analog input									
		es 64 words of							
		es 32 words of		• .					
100 = Allocates 16 words of buffer to each analog input									

REGISTER 23-4: ADxCON4: ADCx CONTROL REGISTER 4

- 011 =Allocates 16 words of buffer to each analog input
- 010 = Allocates 8 words of buffer to each analog input 010 = Allocates 4 words of buffer to each analog input
- 001 =Allocates 2 words of buffer to each analog input
- 000 =Allocates 1 word of buffer to each analog input

27.3 RTCC Registers

REGISTER 27-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0		
RTCEN ⁽²⁾		RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		
bit 7							bit (
Legend:									
R = Readable		W = Writable		•	nented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
L:4 / C		C Enable bit ⁽²⁾							
bit 15		odule is enable							
		odule is disable							
bit 14	Unimplemen	ted: Read as '	D'						
bit 13	RTCWREN:	RTCC Value Re	egister Write E	Enable bit					
		register can be							
	0 = RTCVAL register is locked out from being written to by the user application								
bit 12	RTCSYNC: RTCC Value Register Read Synchronization bit 1 = A rollover is about to occur in 32 clock edges (approximately 1 ms)								
		r is about to oc r will not occur	cur in 32 clock	k edges (appro	ximately 1 ms)				
bit 11		alf-Second Sta	tus hit(3)						
		half period of a							
		period of a sec							
bit 10	RTCOE: RTC	COutput Enab	ole bit						
		utput is enabled							
		utput is disabled							
bit 9-8		>: RTCC Value	•						
		e correspondii > value decren							
bit 7-0		TCC Drift Calib	-	,					
	01111111 =	Maximum posi	tive adjustmer	nt; adds 508 R ⁻	FCC clock puls	es every one m	inute		
	•					-			
	•								
	00000001 =	Minimum posit	ive adiustmen	t: adds 4 RTC	C clock pulses	everv one minu	te		
	00000000 =	No adjustment	-			-			
	11111111 =	Minimum nega	tive adjustme	nt; subtracts 4	RTCC clock pu	lses every one	minute		
	•								
	•								
	10000000 =	Maximum nega	ative adjustme	ent; subtracts 5	12 RTCC clock	pulses every c	one minute		
Note 1: The		gister is only af	fected by a P(л р					


- **Note 1:** The RCFGCAL register is only affected by a POR.
 - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared when the lower half of the MINSEC register is written.

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾ (CONTINUED)

- bit 5-2 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TP

 0001 = Wait of additional 1 TP
 0000 = No additional Wait cycles (operation forced into one TP)

 bit 1-0 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits^(1,2,3) 11 = Wait of 4 TP 10 = Wait of 3 TP 01 = Wait of 2 TP 00 = Wait of 1 TP
- Note 1: The applied Wait state depends on whether data and address are multiplexed or demultiplexed. See Section 4.1.8 "Wait States" in the "Parallel Master Port (PMP)" (DS70576) in the "dsPIC33/PIC24 Family Reference Manual" for more information.
 - 2: WAITB<1:0> and WAITE<1:0> bits are ignored whenever WAITM<3:0> = 0000.
 - **3:** TP = 1/FP.
 - 4: This register is not available on 44-pin devices.



AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min.	Min. Typ. ⁽¹⁾ Max. Uni						
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	60	MHz	EC			
		Oscillator Crystal Frequency	3.5 10 32.4	 32.768	10 25 33.1	MHz MHz kHz	XT HS SOSC			
OS20	Tosc	Tosc = 1/Fosc	8.33	_	DC	ns	TA = +125°C			
		Tosc = 1/Fosc	7.14	_	DC	ns	TA = +85°C			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67		DC	ns	TA = +125°C			
			14.28		DC	ns	TA = +85°C			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2	_	ns				
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2	_	ns				
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	—	12	—	mA/V	HS, VDD = 3.3V, TA = +25°C			
			—	6	—	mA/V	XT, VDD = 3.3V, TA = +25°C			

TABLE 33-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: This parameter is characterized, but not tested in manufacturing.

dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 33-8: OUTPUT COMPARE x (OCx) TIMING CHARACTERISTICS




TABLE 33-26: OUTPUT COMPARE x (OCx) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
OC10	TccF	OCx Output Fall Time				ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	— — — ns See Parameter DO31						

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 33-9: OCx/PWMx MODULE TIMING CHARACTERISTICS




TABLE 33-27: OCx/PWMx MODE TIMING REQUIREMENTS

			(unless o	Operatin otherwise temperat	ure -40°0	C ≤ TA ≤ +8	t o 3.6V 5°C for Industrial 25°C for Extended		
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Min. Typ. Max. Units Conditio					
OC15	TFD	Fault Input to PWMx I/O Change	_	_	Tcy + 20	ns			
OC20	TFLT	Fault Input Pulse Width	Tcy + 20 — — ns						

Note 1: These parameters are characterized but not tested in manufacturing.






FIGURE 33-11: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS




TABLE 33-28: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless	rd Opera otherwi ng tempe	se stateo rature -	l) -40°C ≤ T	3.0V to 3.6V A ≤ +85°C for Industrial A ≤ +125°C for Extended	
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions					
MP10	TFPWM	PWMx Output Fall Time	—		—	ns	See Parameter DO32	
MP11	TRPWM	PWMx Output Rise Time	—	_	—	ns	See Parameter DO31	
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	_	_	15	ns		
MP30	Tfh	Fault Input Pulse Width	15	—	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.




FIGURE 33-18: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-35:SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP10	FscP	Maximum SCKx Frequency		—	9	MHz	-40°C to +125°C (Note 3)		
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)		
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
		ADC A	Accuracy	(12-Bit	Mode) ⁽¹⁾				
HAD20a	Nr	Resolution ⁽³⁾	12 Data Bits			bits			
HAD21a	INL	Integral Nonlinearity	-6	—	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD22a	DNL	Differential Nonlinearity	-1	—	1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD23a	Gerr	Gain Error	-10	_	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD24a	EOFF	Offset Error	-5	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
		Dynamic I	Performa	ince (12-	Bit Mode	e) ⁽²⁾	-		
HAD33a	Fnyq	Input Signal Bandwidth	_		200	kHz			

TABLE 34-14: ADCx MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 34-15: ADCx MODULE SPECIFICATIONS (10-BIT MODE)

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions					
ADC Accuracy (10-Bit Mode) ⁽¹⁾												
HAD20b	Nr	Resolution ⁽³⁾	10 Data Bits			bits						
HAD21b	INL	Integral Nonlinearity	-1.5	—	1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
HAD22b	DNL	Differential Nonlinearity	-0.25		0.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
HAD23b	Gerr	Gain Error	-2.5		2.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
HAD24b	EOFF	Offset Error	-1.25		1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V					
Dynamic Performance (10-Bit Mode) ⁽²⁾												
HAD33b	Fnyq	Input Signal Bandwidth		_	400	kHz						


Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.


3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-085C Sheet 1 of 2

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-148 Rev F Sheet 1 of 2