

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm310-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.6 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

) R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0				
OA	OB	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC				
bit 15							bit 8				
R/W-0(²⁾ R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
IPL2 ⁽¹) IPL1 ⁽¹⁾	IPL0 ⁽¹⁾	RA	N	OV	Z	С				
bit 7							bit 0				
Legend:		C = Clearable	e bit								
R = Read	able bit	W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	OA: Accumu	lator A Overflow	v Status bit								
	1 = Accumul 0 = Accumul	ator A has over ator A has not c	flowed overflowed								
bit 14	OB: Accumu	lator B Overflov	v Status bit								
	1 = Accumul 0 = Accumul	ator B has over	flowed								
bit 13	SA: Accumu	lator A Saturatio	on 'Sticky' Sta	tus bit ⁽³⁾							
	1 = Accumul 0 = Accumul	1 = Accumulator A is saturated or has been saturated at some time									
bit 12	SB: Accumu	SB: Accumulator R Saturation 'Sticky' Status bit ⁽³⁾									
	1 = Accumul	ator B is satura	ted or has bee	en saturated at	some time						
	0 = Accumul	ator B is not sat	turated								
bit 11	OAB: OA (OB Combined A	ccumulator O	verflow Status	bit						
	1 = Accumul	ator A or B has	overflowed								
	0 = Neither A	Accumulator A c	or B has overfl	owed							
bit 10	SAB: SA S	B Combined A	ccumulator 'Si	icky Status bit	1						
	1 = Accumul 0 = Neither A	ator A or B is sa Accumulator A c	aturated or nator national or na	s been saturate ed	ed at some time	•					
bit 9	DA: DO Loop	Active bit									
	1 = DO loop i	n progress									
	0 = DO loop i	not in progress									
bit 8	DC: MCU AL	U Half Carry/B	orrow bit								
	1 = A carry - 0	out from the 4th	low-order bit (for byte-sized d	ata) or 8th low-	order bit (for wo	rd-sized data)				
	0 = No carry data) of	-out from the 4 the result occur	th low-order b red	oit (for byte-size	ed data) or 8th	low-order bit (1	or word-sized				
Note 1:	The IPL<2:0> bits Level. The value i IPL<3> = 1.	are concatena n parentheses i	ted with the IF ndicates the I	PL<3> bit (COR PL, if IPL<3> =	CON<3>) to fo 1. User interru	rm the CPU Inte pts are disable	errupt Priority d when				

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

														-				
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	06A0	_				INT1R<6:0	>			_	_	_		—	_	—	—	0000
RPINR1	06A2	_	_	—	—	_	_	_	—	_	INT2R<6:0>					0000		
RPINR3	06A6	_	_	_	_	_	_	_	_	_				T2CKR<6:0	>			0000
RPINR7	06AE	_	IC2R<6:0>						_	IC1R<6:0>						0000		
RPINR8	06B0	—	IC4R<6:0>					—				IC3R<6:0>				0000		
RPINR9	06B2	_	IC6R<6:0>						_				IC5R<6:0>				0000	
RPINR10	06B4	_	IC8R<6:0>						_				IC7R<6:0>				0000	
RPINR11	06B6	_	_	_	_	_	_	_	_	_				OCFAR<6:0	>			0000
RPINR12	06B8	—	FLT2R<6:0>							—	FLT1R<6:0>						0000	
RPINR14	06BC	—		QEB1R<6:0>							QEA1R<6:0>					0000		
RPINR15	06BE	_	HOME1R<6:0>							_	INDX1R<6:0>					0000		
RPINR16	06C0	—	QEB2R<6:0>							—				QEA2R<6:0	>			0000
RPINR17	06C2	_			Н	OME2R<6:	:0>			_			I	NDX2R<6:0	>			0000
RPINR18	06C4	—						—				U1RXR<6:0	>			0000		
RPINR19	06C6	—	—	_	—	_	_		—	—				U2RXR<6:0	>			0000
RPINR22	06CC	—			S	SCK2R<6:0)>			_	SDI2R<6:0>						0000	
RPINR23	06CE	_	_	-	_	_	_	_	_	-	SS2R<6:0>						0000	
RPINR24	06D0	_			(SCKR<6:0)>			_	CSDIR<6:0>						0000	
RPINR25	06D2	_	_	-	_	_	_	_	_	-			(COFSR<6:0	>			0000
RPINR27	06D6	—			U	3CTSR<6:	0>			—				U3RXR<6:0	>			0000
RPINR28	06D8	—			U	4CTSR<6:	0>			_				U4RXR<6:0	>			0000
RPINR29	06DA	_			ç	SCK3R<6:0)>			_				SDI3R<6:0>				0000
RPINR30	06DC	_	_	_	_	_	_	_	_	_				SS3R<6:0>				0000
RPINR37	06EA	—			S	YNCI1R<6	:0>			—	—	—	—	—	_	—	—	0000
RPINR38	06EC	_			D	CMP1R<6	:0>			_	-	-	_	-	_	_	-	0000
RPINR39	06EE	—			D	CMP3R<6	:0>			_			D.	TCMP2R<6:	0>			0000
RPINR40	06F0	_			D	CMP5R<6	:0>				DTCMP4R<6:0>					0000		
RPINR41	06F2		_	_	_	_	_		_	_			D	TCMP6R<6:	0>			0000

TABLE 4-34: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15	-						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB<	23:16>			
bit 7							bit 0
l egend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: DMA Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	STB<15:8>											
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
STB<7:0>												
bit 7							bit 0					
Legend:												
R = Readable bit W = Writable bit U = Ur				U = Unimplen	nented bit, read	d as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown						

bit 15-0 **STB<15:0>:** DMA Secondary Start Address bits (source or destination)

9.1 CPU Clocking System

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices provides seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator
- · Secondary (LP) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.

EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FOSC).

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FSYS).



EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2) \times 2(PLLPOST < 1:0 > + 1)}\right)$$

Where:

N1 = PLLPRE<4:0> + 2 N2 = 2 x (PLLPOST<1:0> + 1) M = PLLDIV<8:0> + 2

EQUATION 9-3: Fvco CALCULATION

 $FSYS = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2)}\right)$

REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER	R 4
---	-----

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	—	—	—				
bit 15							bit 8				
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0				
	<u> </u>	U4MD		REFOMD	CTMUMD	<u> </u>	—				
bit 7							bit 0				
r											
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-6	Unimplemen	ted: Read as '0)'								
bit 5	U4MD: UART	4 Module Disal	ole bit								
	1 = UART4 m	odule is disable	ed								
	0 = UART4 m	odule is enable	d								
bit 4	Unimplemen	ted: Read as '0)'								
bit 3	REFOMD: Re	eference Clock	Module Disabl	e bit							
	1 = Reference	e clock module	is disabled								
	0 = Reference	e clock module	is enabled								
bit 2	CTMUMD: C	TMU Module Di	sable bit								
	1 = CTMU mo	odule is disable	d								
	0 = CTMU module is enabled										

bit 1-0 Unimplemented: Read as '0'

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
—	_	—	—	—	—	—	SPI3MD		
bit 7			•				bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					

bit 15-14	Unimplemented: Read as '0'
bit 13-8	PWM6MD:PWM1MD: PWMx (x = 1-6) Module Disable bit
	1 = PWMx module is disabled
	0 = PWMx module is enabled
bit 7-1	Unimplemented: Read as '0'
bit 0	SPI3MD: SPI3 Module Disable bit
	1 = SPI3 module is disabled 0 = SPI3 module is enabled

© 2013-2014 Microchip Technology Inc.

11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-29). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGM3XX/6XX/7XX devices support virtual (internal) connections to the output of the op amp/comparator module (see Figure 26-1 in Section 26.0 "Op Amp/Comparator Module") and the PTG module (see Section 25.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXGM3XX/6XX/7XX devices support virtual connections to the filtered QEIx module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module").

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEIx module allows peripherals to be connected to the QEIx digital filter input. To utilize this filter, the QEIx module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEIx digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43

RPINR15 = 0x2500; RPINR7 = 0x009;	/* /*	Connect Connect	the the	QEI IC1	1 HOME: input	l input to the	to RP37 digital	(pin 43 filter) */ on th	e FHOME1	input	*/
QEI1IOC = 0x4000; QEI1CON = 0x8000;	/* /*	Enable t Enable t	the Q the Q	2EI 2EI	digita: module	l filte: */	r */					

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<6:0>
External Interrupt 2	INT2	RPINR1	INT2R<6:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<6:0>
Input Capture 1	IC1	RPINR7	IC1R<6:0>
Input Capture 2	IC2	RPINR7	IC2R<6:0>
Input Capture 3	IC3	RPINR8	IC3R<6:0>
Input Capture 4	IC4	RPINR8	IC4R<6:0>
Input Capture 5	IC5	RPINR9	IC5R<6:0>
Input Capture 6	IC6	RPINR9	IC6R<6:0>
Input Capture 7	IC7	RPINR10	IC7R<6:0>
Input Capture 8	IC8	RPINR10	IC8R<6:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<6:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<6:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<6:0>
QEI1 Phase A	QEA1	RPINR14	QEA1R<6:0>
QEI1 Phase B	QEB1	RPINR14	QEB1R<6:0>
QEI1 Index	INDX1	RPINR 15	INDX1R<6:0>
QEI1 Home	HOME1	RPINR15	HOM1R<6:0>
QEI2 Phase A	QEA2	RPINR16	QEA2R<6:0>
QEI2 Phase B	QEB2	RPINR16	QEB2R<6:0>
QEI2 Index	INDX2	RPINR17	INDX2R<6:0>
QEI2 Home	HOME2	RPINR17	HOM2R<6:0>
UART1 Receive	U1RX	RPINR18	U1RXR<6:0>
UART2 Receive	U2RX	RPINR19	U2RXR<6:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<6:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<6:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<6:0>
DCI Data Input	CSDI	RPINR24	CSDIR>6:0>
DCI Clock Input	CSCK	RPINR24	CSCKR<6:0>
DCI Frame Synchronization Input	COFS	RPINR25	COFSR<6:0>
CAN1 Receive ⁽²⁾	C1RX	RPINR26	C1RXR<6:0>
CAN2 Receive ⁽²⁾	C2RX	RPINR26	C2RXR<6:0>
UART3 Receive	U3RX	RPINR27	U3RXR<6:0>
UART3 Clear-to-Send	U3CTS	RPINR27	U3CTSR<6:0>
UART4 Receive	U4RX	RPINR28	U4RXR<6:0>
UART4 Clear-to-Send	U4CTS	RPINR28	U4CTSR<6:0>
SPI3 Data Input	SDI3	RPINR29	SDI3R<6:0>
SPI3 Clock Input	SCK3	RPINR29	SCK3R<6:0>
SPI3 Slave Select	SS3	RPINR 30	SS3R<6:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input is available on dsPIC33EPXXXGM6XX/7XX devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_			_	—		—		
bit 15					·		bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—		U1RXR<6:0>							
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared x = Bit is unknown				
bit 15-7	Unimplemen	ted: Read as '	0'						
bit 6-0	U1RXR<6:0> (see Table 11)	: Assign UART -2 for input pin	1 Receive (U selection nun	1RX) to the Co nbers)	prresponding RF	n Pin bits			
	1111100 = I r	put tied to RPI	124						
	•								
	•								
	•	nut tind to CM	D1						
	0000001 = Input tied to Viss								
	0000000 – II	iput lieu to V33							

REGISTER 11-14: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

REGISTER 11-15: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_				U2RXR<6:0>	>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at P	-n = Value at POR '1' = Bit is set '0' = Bit i			'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-7	Unimplemen	ted: Read as ')'						
bit 6-0	bit 6-0 U2RXR<6:0>: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits								

12.1 Timer1 Control Register

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽¹⁾		TSIDL	_	_			_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
	TGATE	TCKPS1	TCKPS1	—	TSYNC ⁽¹⁾	TCS ⁽¹⁾	—				
bit 7 bit 0											
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 15	bit 15 TON: Timer1 On bit ⁽¹⁾ 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1										
bit 14	Unimplement	ted: Read as ')'								
bit 13	bit 13 TSIDL: Timer1 Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode										
bit 12-7	Unimplement	Unimplemented: Read as '0'									
bit 6	TGATE: Time	TGATE: Timer1 Gated Time Accumulation Enable bit									
	TGATE: Timer1 Gated Time Accumulation Enable bit <u>When TCS = 1:</u> This bit is ignored. <u>When TCS = 0:</u> 1 = Gated time accumulation is enabled 0 = Gated time accumulation is enabled										
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Prescal	e Select bits							
	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	·									
bit 3	Unimplement	ted: Read as ')'								
bit 2	TSYNC: Time	er1 External Clo	ock Input Sync	chronization Se	elect bit ⁽¹⁾						
	When TCS = 1: 1 = Synchronizes external clock input 0 = Does not synchronize external clock input When TCS = 0 : This bit is imported										
bit 1	TCS: Timer1 (Clock Source S	Select bit ⁽¹⁾								
-	1 = External c 0 = Internal cl	clock is from pir ock (FP)	n, T1CK (on th	ne rising edge)							
bit 0	Unimplement	ted: Read as ')'								
 Note 1: When Timer1 is enabled in External Synchronous Counter mode (TCS = 1, TSYNC = 1, TON = 1), any attempts by user software to write to the TMR1 register are ignored. 											

dsPIC33EPXXXGM3XX/6XX/7XX

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB
bit 15							bit 8
DAMA	DAALO	DANA	DAAUO				
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA
Dit 7							Dit U
Legend:							
R = Readable I	hit	W = Writable	hit	= Inimple	mented hit read	as 'N'	
-n = Value at P	OR	'1' = Bit is set	bit	$0^{\circ} = \text{Bit is cle}$	eared	x = Bit is unkr	nown
		1 Dit lo cot					
bit 15	QCAPEN: QE	Elx Position Co	ounter Input Ca	apture Enable	bit		
	1 = Index ma	tch event of ho	me input trigg	ers a position	capture event		
	0 = Index ma	tch event (posi	tive edge) doe	es not trigger a	a position capture	e event	
bit 14	FLTREN: QE	Ax/QEBx/IND>	(x/HOMEx Dig	gital Filter Enal	ble bit		
	1 = Input pin	digital filter is e	enabled	aaad)			
bit 13 11				v Digital Input	Filtor Clock Divid	do Soloct hite	
bit 13-11	111 = 1.128	clock divide		k Digital Iliput			
	110 = 1:64 cl	ock divide					
	101 = 1:32 cl	ock divide					
	100 = 1:16 cl	ock divide					
	010 = 1:4 clo	ck divide					
	001 = 1:2 clo	ck divide					
	000 = 1:1 clo	ck divide					
bit 10-9	OUTFNC<1:)>: QEIx Modu	le Output Fun	ction Mode Se	elect bits		
	11 = The CN 10 = The CN	TCMPx pin goo	es high when l	$Q \in X = C \ge PC$ $POSxCNT \le C$	$DSXCINT \ge QEIX(DSXCINT)$	JEC	
	01 = The CN	TCMPx pin go	es high when I	POSxCNT ≥ C	EIXGEC		
	00 = Output i	s disabled					
bit 8	SWPAB: Swa	ap QEAx and (EBx Inputs bi	it 			
	1 = QEAX and 0 = QEAX and	d QEBx are sw d OEBx are no	apped prior to t swapped	quadrature d	ecoder logic		
bit 7		OMEx Input Po	larity Select b	it			
2	1 = Input is in	verted					
	0 = Input is no	ot inverted					
bit 6	IDXPOL: IND	Xx Input Polar	ity Select bit				
	1 = Input is in	iverted					
bit 5		ERV Input Polo	rity Soloct bit				
bit 5	1 = Input is in	-bx ilipul Fola nverted	nty Select bit				
	0 = Input is n	not inverted					
bit 4	QEAPOL: QE	EAx Input Pola	rity Select bit				
	1 = Input is in	nverted					
	0 = Input is n	not inverted					
bit 3	HOME: Statu	s of HOMEx In	put Pin After F	Polarity Contro	ol bit		
	1 = Pin is at 0 = Pin is at	logic '1'					

REGISTER 17-2: QEIxIOC: QEIx I/O CONTROL REGISTER

© 2013-2014 Microchip Technology Inc.

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽³⁾ 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1

 - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽³⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - **3:** Do not set both primary and secondary prescalers to the value of 1:1.

REGISTER 21-19: CxFMSKSEL2: CANx FILTERS 15-8 MASK SELECTION REGISTER 2

| R/W-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| F15MSK1 | F15MSK0 | F14MSK1 | F14MSK0 | F13MSK1 | F13MSK0 | F12MSK1 | F12MSK0 |
| bit 15 | | | | | | | bit 8 |

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11MSK1	F11MSK0	F10MSK1	F10MSK0	F9MSK1	F9MSK0	F8MSK1	F8MSK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	F15MSK<1:0>: Mask Source for Filter 15 bit 11 = Reserved 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bits 15-14)
bit 11-10	F13MSK<1:0>: Mask Source for Filter 13 bit (same values as bits 15-14)
bit 9-8	F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bits 15-14)
bit 7-6	F11MSK<1:0>: Mask Source for Filter 11 bit (same values as bits 15-14)
bit 5-4	F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bits 15-14)
bit 3-2	F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bits 15-14)
bit 1-0	F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bits 15-14)

23.3 ADCx Control Registers

REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM1	FORM0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 HC HS	R/C-0 HC HS

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS
SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE ⁽²⁾
bit 7							bit 0

Legend:	C = Clearable bit	U = Unimplemented bit, read	as '0'
R = Readable bit	W = Writable bit	HS = Hardware Settable bit	HC = Hardware Clearable bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	ADON: AD	OCx Operating Mode bit		
	1 = ADCx	module is operating		
	0 = ADCx	IS Off		
bit 14	Unimplem	ented: Read as '0'		
bit 13	ADSIDL: A	ADCx Stop in Idle Mode I	bit	
	1 = Discon 0 = Contin	tinues module operation ues module operation in	when device enters Idle mode)
bit 12	ADDMABI	M: ADCx DMA Buffer Bu	ild Mode bit	
	1 = DMA chann 0 = DMA the DM	buffers are written in the el that is the same as the buffers are written in Sca MA channel based on the	e order of conversion; the mo e address used for the non-DM atter/Gather mode; the module	dule provides an address to the DMA A stand-alone buffer provides a Scatter/Gather address to the size of the DMA buffer
bit 11	Unimplem	ented: Read as '0'		
bit 10	AD12B: 10)-Bit or 12-Bit ADCx Ope	eration Mode bit	
	1 = 12-bit,	1-channel ADCx operati	on	
	0 = 10-bit,	4-channel ADCx operati	on	
bit 9-8	FORM<1:0)>: Data Output Format I	oits	
	For 10-Bit	Operation:		
	11 = Signe	ed fractional (DOUT = sdo	d ddd dd00 0000, where	s = .NOT.d<9>)
	10 = Fract	Ional (DOUT = dddd ddd	id dd00 0000)	- NOT $d < 0 >$
	01 = Signe 00 = Intege	er (Dout = 0000 00dd	dddd dddd)	
	For 12-Bit	Operation:	,	
	11 = Signe	ed fractional (DOUT = sdo	ld dddd dddd 0000, where	s = .NOT.d<11>)
	10 = Fract	ional (DOUT = dddd ddd	ld dddd 0000)	
	01 = Signe	er (Dout = 0000 dada	sada dddd dddd, Where s	= .NU1.a<11>)
	oo – meg		uuu uuu	
Note 1:	See Section	25.0 "Peripheral Trigge	er Generator (PTG) Module"	for information on this selection.

2: Do not clear the DONE bit in software if ADCx Sample Auto-Start bit is enabled (ASAM = 1).

							D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS
bit 15							bit 8
	D 444 0	D 444 0	544/0	D 444 0	5444.0		D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0
OC4CS	OC3CS	OC2CS	OC1CS	OC41SS	OC31SS	OC21SS	OCTISS
bit 7							bit 0
Langua							
Legena:			1.11				
R = Readat		vv = vvritable	DIT		nented bit, read		
-n = Value a	at POR	'1' = Bit is set		0' = Bit is cle	ared	x = Bit is unkr	nown
6:4 <i>4</i> 5		male Trianer D					
DIL 15	1 = Conorato	s trigger when	the broadcast	JCX DIL t command is c	vocutod		
	0 = Does not	aenerate triage	er when the b	roadcast comm	nand is executed	d	
bit 14	ADCTS3: Sa	mple Trigger P	TGO14 for AI	Cx bit		-	
	1 = Generate	s trigger when	the broadcas	t command is e	executed		
	0 = Does not	generate trigge	er when the b	roadcast comm	nand is executed	d	
bit 13	ADCTS2: Sa	mple Trigger P	TGO13 for Al	DCx bit			
	1 = Generate	s trigger when	the broadcas	t command is e	executed		
	0 = Does not	generate trigge	er when the b	roadcast comm	hand is executed	1	
bit 12	ADCTS1: Sa	mple Trigger P	TGO12 for AL	DCx bit			
	1 = Generates 0 = Does not	s trigger when	the broadcas	t command is e	executed	d	
hit 11	0 - Does not	generate ingge	ation Source	for IC4 bit		L	
	1 = Generate	s trigger/synch	ronization wh	en the broadca	est command is	executed	
	0 = Does not	generate trigge	er/synchroniza	ation when the	broadcast com	mand is execut	ed
bit 10	IC3TSS: Trigg	ger/Synchroniz	ation Source	for IC3 bit			
	1 = Generate 0 = Does not	s trigger/synch	ronization wh er/svnchroniza	en the broadca ation when the	est command is broadcast comr	executed mand is execut	ed
bit 9	IC2TSS: Trig	ger/Synchroniz	ation Source	for IC2 bit			
	1 = Generate	s trigger/synch	ronization wh	en the broadca	ast command is	executed	
	0 = Does not	generate trigge	er/synchroniza	ation when the	broadcast com	nand is execute	ed
bit 8	IC1TSS: Irig	ger/Synchroniz	ation Source	for IC1 bit			
	1 = Generate 0 = Does not	s trigger/syncn generate trigge	ronization wh er/synchroniza	en the broadca ation when the	ist command is broadcast comr	executed mand is execut	ed
bit 7	OC4CS: Cloc	k Source for O	C4 bit				
	1 = Generate 0 = Does not	s clock pulse w generate clock	/hen the broa	dcast comman he broadcast c	d is executed command is exe	cuted	
bit 6	OC3CS: Cloc	k Source for O	C3 bit				
	1 = Generate	s clock pulse w	hen the broa	dcast comman	d is executed		
	0 = Does not	generate clock	pulse when t	he broadcast o	command is exe	cuted	
bit 5	OC2CS: Cloc	k Source for O	C2 bit				
	1 = Generate	s clock pulse w	hen the broa	dcast comman	d is executed	ocuted	
		generale Clock		กษายายสนุบสรีไ (
Note 1:	This register is rea PTGSTRT = 1).	d-only when th	e PTG modul	e is executing	Step commands	3 (PTGEN = 1 a	and
• -	T heir and all the second			DET 017 - 1111		,	

REGISTER 25-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2)

2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

REGISTER 25-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTGT0	_IM<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTGT0	LIM<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown	

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits

General purpose Timer0 Limit register (effective only with a PTGT0 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PTGT1LIM<15:8>								
bit 15 bi								

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT1LIM<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits General purpose Timer1 Limit register (effective only with a PTGT1 Step command).
- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

27.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Real-Time Clock and Calendar (RTCC)" (DS70584), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module and its operation.

Some of the key features of this module are:

- · Time: Hours, Minutes and Seconds
- 24-Hour Format (military time)
- · Calendar: Weekday, Date, Month and Year
- Alarm Configurable
- Year Range: 2000 to 2099
- Leap Year Correction
- BCD Format for Compact Firmware
- · Optimized for Low-Power Operation
- User Calibration with Auto-Adjust
- Calibration Range: ±2.64 Seconds Error per Month
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC Pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾ (CONTINUED)

- bit 5-2
 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TP

 0001 = Wait of additional 1 TP
 0000 = No additional Wait cycles (operation forced into one TP)

 bit 1-0
 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits^(1,2,3)
 11 = Wait of 4 TP
 10 = Wait of 3 TP
 01 = Wait of 2 TP
 00 = Wait of 1 TP
- Note 1: The applied Wait state depends on whether data and address are multiplexed or demultiplexed. See Section 4.1.8 "Wait States" in the "Parallel Master Port (PMP)" (DS70576) in the "dsPIC33/PIC24 Family Reference Manual" for more information.
 - 2: WAITB<1:0> and WAITE<1:0> bits are ignored whenever WAITM<3:0> = 0000.
 - **3:** TP = 1/FP.
 - 4: This register is not available on 44-pin devices.

NOTES:

33.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EPXXXGM3XX/6XX/ 7XX AC characteristics and timing parameters.

TABLE 33-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
AC CHARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				

FIGURE 33-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 33-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In l ² C™ mode

TABLE 33-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHA		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
			Operating temperature $-40^{\circ}C \le IA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	—	—	25	MHz	(Note 3)		
SP72	TscF	SCK1 Input Fall Time	—		_	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCK1 Input Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDO1 Data Output Fall Time	—	-	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDO1 Data Output Rise Time	—	-	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	_	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_	_	ns			
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120		—	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)		
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	—	_	ns	(Note 4)		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.