

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

2 0 0 0 0 0	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	-
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep128gm710-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGM3XX/6XX/7XX

- U: N-0 R/A TB SAT C = Cl W = W '1' = B Variable Exception ked exception p blemented: Ref 0>: DSP Multip Reserved	on proces processir	it cessing Later ssing latency	'0' = Bit is cle ncy Control bit is enabled		R-0 DL1 R/W-0 RND d as '0' x = Bit is unkn	R-0 DL0 bit R/W-0 IF bit
V-0 R/A TB SAT C = Cl W = W '1' = B Variable Exception riable exception ked exception p Demented: Re 0>: DSP Multip Reserved	W-1 TDW learable I Vritable b Bit is set otion Proces processir	R/W-0 ACCSAT bit it	R/C-0 IPL3 ⁽²⁾ U = Unimpler '0' = Bit is cle ncy Control bit is enabled	R-0 SFA mented bit, read	R/W-0 RND d as '0'	R/W-0 IF bit
TB SAT C = Cl W = W '1' = B Variable Excep iriable exception ked exception p blemented: Re 0>: DSP Multip Reserved	Iearable I Vritable b Bit is set otion Proces processir	ACCSAT bit it cessing Later ssing latency	U = Unimpler '0' = Bit is cle ncy Control bit is enabled	SFA mented bit, read	RND	R/W-0 IF bit
TB SAT C = Cl W = W '1' = B Variable Excep iriable exception ked exception p blemented: Re 0>: DSP Multip Reserved	Iearable I Vritable b Bit is set otion Proces processir	ACCSAT bit it cessing Later ssing latency	U = Unimpler '0' = Bit is cle ncy Control bit is enabled	SFA mented bit, read	RND	IF bit
C = Cl W = W '1' = B Variable Exception riable exception ked exception p blemented: Re 0>: DSP Multip Reserved	learable I Vritable b Bit is set otion Proces processir	bit it cessing Later ssing latency	U = Unimpler '0' = Bit is cle ncy Control bit is enabled	mented bit, read	d as '0'	bit
W = W '1' = B Variable Exception variable exception ked exception p blemented: Ref 0>: DSP Multip Reserved	Vritable b Bit is set otion Proc on proces processir	it cessing Later ssing latency	'0' = Bit is cle ncy Control bit is enabled	ared		
W = W '1' = B Variable Exception variable exception ked exception p blemented: Ref 0>: DSP Multip Reserved	Vritable b Bit is set otion Proc on proces processir	it cessing Later ssing latency	'0' = Bit is cle ncy Control bit is enabled	ared		own
'1' = B Variable Exception variable exception ved exception p blemented: Re 0>: DSP Multip Reserved	Bit is set otion Proc on proces processir	cessing Later ssing latency	'0' = Bit is cle ncy Control bit is enabled	ared		own
Variable Excep iriable exceptio ked exception p blemented: Re 0>: DSP Multip Reserved	otion Proc on proces processir	sing latency	ncy Control bit is enabled		x = Bit is unkn	own
riable exceptio ked exception p blemented: Re 0>: DSP Multip Reserved	on proces processir	sing latency	is enabled			
0>: DSP Multi _l Reserved	ead as '0'		enabled			
Reserved		,				
	ply Unsig	ned/Signed	Control bits			
)SP engine mu)SP engine mu)SP engine mu	ultiplies a	re unsigned	n			
Early DO Loop ⁻	Terminati	on Control b	it ⁽¹⁾			
rminates exect o effect	uting DO I	loop at end c	of current loop	iteration		
0>: DO Loop N	lesting Le	evel Status b	its			
7 DO loops are	e active					
1 DO loop is ac						
-		ble bit				
cumulator A sa	aturation	is enabled				
ata Space write	saturatio	on is enabled	t	Enable bit		
-						
	0 DO loops are ACCA Satura cumulator A s cumulator A s cumulator B s cumulator B s cumulator B s w: Data Space ata Space write ata Space write AT: Accumulator 31 saturation (s	0 DO loops are active ACCA Saturation Enal cumulator A saturation cumulator A saturation ACCB Saturation Enal cumulator B saturation cumulator B saturation W: Data Space Write front ata Space write saturation AT: Accumulator Saturation AT: Accumulator Saturation ata saturation (super saturation ata saturation (normal saturation)	0 DO loops are active ACCA Saturation Enable bit cumulator A saturation is enabled cumulator A saturation is disabled ACCB Saturation Enable bit cumulator B saturation is enabled cumulator B saturation is disabled W: Data Space Write from DSP Eng ata Space write saturation is enabled ata Space write saturation is disable AT: Accumulator Saturation Mode S at saturation (super saturation) at saturation (normal saturation) lways read as '0'.	0 DO loops are active ACCA Saturation Enable bit cumulator A saturation is enabled cumulator A saturation is disabled ACCB Saturation Enable bit cumulator B saturation is enabled cumulator B saturation is disabled W: Data Space Write from DSP Engine Saturation ata Space write saturation is enabled ata Space write saturation is disabled AT: Accumulator Saturation Mode Select bit 31 saturation (super saturation) 31 saturation (normal saturation) Iways read as '0'.	 0 DO loops are active ACCA Saturation Enable bit accumulator A saturation is enabled accumulator A saturation is disabled acCCB Saturation Enable bit accumulator B saturation is enabled accumulator B saturation is disabled W: Data Space Write from DSP Engine Saturation Enable bit ata Space write saturation is disabled AT: Accumulator Saturation Mode Select bit ata saturation (super saturation) ata saturation (normal saturation) 	0 DO loops are active ACCA Saturation Enable bit comulator A saturation is enabled comulator A saturation is disabled ACCB Saturation Enable bit comulator B saturation is enabled comulator B saturation is disabled W: Data Space Write from DSP Engine Saturation Enable bit ata Space write saturation is enabled ata Space write saturation is disabled AT: Accumulator Saturation Mode Select bit 31 saturation (super saturation) 31 saturation (normal saturation)

REGISTER 3-2: CORCON: CORE CONTROL REGISTER⁽³⁾

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3: Refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU" (DS70359) for more detailed information.

IABLE 4-	ZZ .	ADO			REGIST			NOLD)										
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF9	0352								ADC2 Da	ata Buffer	9							xxxx
ADC2BUFA	0354								ADC2 Da	ta Buffer 1	10							xxxx
ADC2BUFB	0356			ADC2 Data Buffer 11 xxxx														
ADC2BUFC	0358								ADC2 Da	ta Buffer 1	12							xxxx
ADC2BUFD	035A								ADC2 Da	ta Buffer 1	13							xxxx
ADC2BUFE	035C								ADC2 Da	ta Buffer 1	14							xxxx
ADC2BUFF	035E								ADC2 Da	ta Buffer 1	15							xxxx
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM		AD12B	FORM1	FORM0	SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	VCFG2	VCFG1	VCFG0	OFFCAL		CSCNA	CHPS1	CHPS0	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD2CON3	0364	ADRC	-	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD2CHS123	0366	—	-	_	CH123SB2	CH123SB1	CH123NB1	CH123NB0	CH123SB0	—	_	_	CH123SA2	CH123SA1	CH123NA1	CH123NA0	CH123SA0	0000
AD2CHS0	0368	CH0NB	-	CH0SB5(1)	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_	CH0SA5(1)	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD2CSSH	036E								CSS<	:31:16>								0000
AD2CSSL	0370								CSS	<15:0>								0000
AD2CON4	0372	—	_	—	—	—	—	—	ADDMAEN	_		_	_	_	DMABL2	DMABL1	DMABL0	0000

TABLE 4-22: ADC1 AND ADC2 REGISTER MAP (CONTINUED)

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits 13 and bit 5 are reserved in the AD2CHS0 register, unlike the AD1CHS0 register.

TABLE 4-41: OP AMP/COMPARATOR REGISTER MAP


SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0A80	PSIDL	_	—	C5EVT	C4EVT	C3EVT	C2EVT	C1EVT	—	_	_	C5OUT	C4OUT	C3OUT	C2OUT	C1OUT	0000
CVR1CON	0A82	_		_	_	CVRR1	VREFSEL	—	_	CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0	0000
CM1CON	0A84	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	—	CCH1	CCH0	0000
CM1MSKSRC	0A86	-	-	_		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM1MSKCON	0A88	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM1FLTR	0A8A	_	_	_	_	_	_	—	—	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM2CON	0A8C	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	—	CREF	_	—	CCH1	CCH0	0000
CM2MSKSRC	0A8E	_	_	_	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM2MSKCON	0A90	HLMS	-	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM2FLTR	0A92	-	-	_		_	_	_	_	_	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM3CON	0A94	CON	COE	CPOL		_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM3MSKSRC	0A96	-	-	_		SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM3MSKCON	0A98	HLMS	-	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM3FLTR	0A9A	_		_	_	_	_	—	_	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM4CON	0A9C	CON	COE	CPOL	_	_	_	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM4MSKSRC	0A9E	_	_	_	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM4MSKCON	0AA0	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM4FLTR	0AA2	_	_	_	_	_	_	—	_	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CM5CON	0AA4	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPOL1	EVPOL0	_	CREF	_	_	CCH1	CCH0	0000
CM5MSKSRC	0AA6	_	_	_	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0	SELSRCB3	SELSRCB2	SELSRCB1	SELSRCB0	SELSRCA3	SELSRCA2	SELSRCA1	SELSRCA0	0000
CM5MSKCON	0AA8	HLMS		OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CM5FLTR	0AAA	—		_	_	_		—	_	—	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0	0000
CVR2CON	0AB4	—	_	_	_	CVRR1	VREFSEL	_	_	CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33EPXXXGM3XX/6XX/7XX

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
_	—	_	_	—	_	_	_						
oit 15							bit 8						
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
_			1000 0	-	<5:0>	1011 0	1010 0						
pit 7							bit (
_egend:													
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown						
oit 15-6	Unimplement	ted: Read as '	0'										
oit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits										
	111111 = Ce	nter frequency	- 0.047%										
	•												
	•												
	100001 = Center frequency – 1.453%												
	100000 = Ce	100000 = Center frequency - 1.5% (7.355 MHz)											
		nter frequency		5 MHz)									
	011110 = Ce	nter frequency	+ 1.453%										
	•												
	•												
	000001 = Center frequency + 0.047% 000000 = Center frequency (7.3728 MHz nominal)												

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽¹⁾



Legend: R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	l as '0'	
bit 7							bit 0
OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'0' = Bit is cleared

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

bit 15-8 **IC8MD:IC1MD:** Input Capture x (x = 1-8) Module Disable bits

'1' = Bit is set

1 = Input Capture x module is disabled

-n = Value at POR

0 = Input Capture x module is enabled

bit 7-0 OC8MD:OC1MD: Output Compare x (x = 1-8) Module Disable bits

1 = Output Compare x module is disabled

0 = Output Compare x module is enabled

x = Bit is unknown

U-0 U-0 R/W-0 R/W-0 U-0 U-0 U-0										
U-0 U-0 U-0 R/W-0 R/W-0 U-0 U-0 U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
U-0 U-0 R/W-0 R/W-0 U-0 U-0 U-0	—	—	—	_	—		_	—		
Image: Section of the section of th	bit 15							bit 8		
Image: Construction of the construc	11-0	11-0	11-0		P/M/ 0	11-0	11-0	11-0		
- - DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾ DMA3MD ⁽¹⁾ PTGMD - - - egend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 4 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is disabled 0 = DMA1 module is disabled 0 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 0 = DMA3 module is disabled 0 = PTG module is enabled 0	0-0	0-0	0-0		10,00-0	0-0	0-0	0-0		
Image: Constraint of the second se										
DMA3MD ⁽¹⁾ bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' on = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 14 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is disabled 0 = DMA0 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = PTG module is disabled 0 = PTG module is disabled 0 = PTG module is enabled bit 3 PTGMD: PTG Module Disable bit 1 = PTG module is enabled 0 = PTG module is enabled	—	-	—		PTGMD	—	—	—		
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' bit 15-5 Unimplemented: Read as '0' bit 15-5 Unimplemented: Read as '0' bit 14 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = PTG module is disabled 0 = DTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0' <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' bit 4 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is enabled 0 = DMA3 module is disabled 0 = DMA3 module is enabled bit 3 TGMD: PTG module is disabled </td <td>oit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit C</td>	oit 7							bit C		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' bit 4 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA2 module is enabled DMA2MD: DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = PTG module is disabled 0 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 Unimplemented: Read as '0' DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 1 = DMA0 module is disabled 0 = DMA0 module is disabled 0 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 0 = DMA1 module is disabled 0 = DMA1 module is disabled 0 0 = DMA1 module is disabled 0 = DMA2 module is disabled 0 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 0 = DMA2 module is disabled 0 = DMA3 module is disabled 0 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is enabled 0 = DMA3 module is disabled 0 = DTG module is disabled 0 = PTG module is disabled 0 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0' Unimplemented: Read as '0'	-									
bit 15-5 Unimplemented: Read as '0' bit 4 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit ⁽¹⁾ 1 = DMA1 module is disabled 0 = DMA1 module is enabled DMA2MD: DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is enabled DMA3MD: DMA3 Module Disable bit ⁽¹⁾ 1 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is disabled 0 = DMA3 module is enabled bit 3 PTGMD: PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'					•					
bit 4 DMA0MD: DMA0 Module Disable bit ⁽¹⁾ 1 = DMA0 module is disabled 0 = DMA0 module is enabled DMA1MD: DMA1 Module Disable bit ⁽¹⁾ 1 = DMA1 module is disabled 0 = DMA1 module is disabled 0 = DMA1 module is enabled DMA2MD: DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA2 module is disabled 0 = DMA3 module is enabled DMA3MD: DMA3 Module Disable bit ⁽¹⁾ 1 = DMA3 module is disabled 0 = PTG module is d	n = Value at POR (1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					
DMA2MD: DMA2 Module Disable bit ⁽¹⁾ 1 = DMA2 module is disabled 0 = DMA2 module is enabled DMA3MD: DMA3 Module Disable bit ⁽¹⁾ 1 = DMA3 module is disabled 0 = DMA3 module is enabled bit 3 PTGMD: PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'	bit 4	1 = DMA0 mc 0 = DMA0 mc DMA1MD: DM 1 = DMA1 mc	odule is disable odule is enable MA1 Module D odule is disable	ed d isable bit ⁽¹⁾ ed						
 1 = DMA2 module is disabled 0 = DMA2 module is enabled DMA3MD: DMA3 Module Disable bit⁽¹⁾ 1 = DMA3 module is disabled 0 = DMA3 module is enabled 0 = DMA3 module Disable bit 1 = PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled 0 = PTG module is enabled 										
1 = DMA3 module is disabled 0 = DMA3 module is enabled bit 3 PTGMD: PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'		1 = DMA2 mc	odule is disable	d						
bit 3 PTGMD: PTG Module Disable bit 1 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'		1 = DMA3 module is disabled								
1 = PTG module is disabled 0 = PTG module is enabled bit 2-0 Unimplemented: Read as '0'										
bit 2-0 Unimplemented: Read as '0'	DIT 3	1 = PTG mod	ule is disabled	die dit						
-	oit 2-0			0'						
		-								

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

Note 1: This single bit enables and disables all four DMA channels.

U-0	D 44/ 0			DAMA		DAMA	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				U4CTSR<6:0>	>		h:t 0
pit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U4RXR<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
		0>: Assign UAR 1-2 for input pin			o the Correspo	onding RPn/RPI	n Pin bits
	(see Table 1 ⁻ 1111111 = I • •	1-2 for input pin nput tied to RP ⁷	selection nun 124		o the Corresp	onding RPn/RPI	n Pin bits
	(see Table 1 ⁻ 1111111 = • • • 0000001 =	1-2 for input pin	selection nun 124 P1		o the Corresp	onding RPn/RPI	n Pin bits
bit 7	(see Table 1' 1111111 = 0000001 = 0000000 =	1-2 for input pin nput tied to RP	selection nun 124 P1		o the Correspo	onding RPn/RPI	n Pin bits

REGISTER 11-22: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

REGISTER 11-36: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—			RP55	R<5:0>						
bit 15							bit 8				
U-0	U-0	R/W-0		D/M/ 0	D/M/ 0	D/M/ O	DAM 0				
0-0	0-0	R/W-U	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				RP54	R<5:0>						
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-14	Unimplemented: Read as '0'										
bit 13-8		Peripheral Out 1-3 for peripheral	•	n is Assigned to mbers)	RP55 Output I	Pin bits					
bit 7-6	Unimpleme	nted: Read as '	0'								
bit 5-0	RP54R<5:0>	Peripheral Out	Itput Functior	n is Assigned to	RP54 Output I	Pin bits					

(see Table 11-3 for peripheral function numbers)

REGISTER 11-37: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—			RP57R<	<5:0>				
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP56R<	<5:0>				
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpleme	nted bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13-8	RP57R<5:0>	• Peripheral Ou	Itout Function	n is Assigned to RI	257 Output	Pin bits			

bit 13-8 **RP57R<5:0>:** Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP56R<5:0>:** Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 11-3 for peripheral function numbers)

R/W-0 S/W Dit Dit Legend: Image: Comparison of the point of the thetain of the thetain of thetain	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0 Dit Dit Dit Legend:	PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL
OVRDAT1 OVRDAT0 FLTDAT1 FLTDAT0 CLDAT1 CLDAT0 SWAP OSYNC bit 7 bit bit bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	bit 15							bit 8
OVRDAT1 OVRDAT0 FLTDAT1 FLTDAT0 CLDAT1 CLDAT0 SWAP OSYNC bit 7 bit bit bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PENH: PWMxH Output Pin Ownership bit 1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxH pin 0 = GPIO module controls the PWMxL pin 0 = OPIO module controls the PWMxL pin 0 = PWMx HOUTPUT Pin Polarity bit 1 = PWMx module controls the PWMxL pin 0 = OPIO module controls the PWMxL pin 0 = OPIO module controls the PWMxL pin 0 = OPIO module controls the PWMxL pin 0 = PWMxL pin is active-low 0 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx generator controls the PWMxL Pin 0 = PWMx generator controls the OWMxL pin 0 = PWMxL output Fin Output not the PWMxL pin 0 = PWMx generator controls the OWMxL pin 0 = PWMxL or pin bit 1 = OVRDAT<0>: controls the output on the PWMxL pin 0 = PWMx generator controls the the WMxL pin 0 = PWMx generator controls the SMMxL pin 0 = PWMxL pin is driven to the state specified by OVRDAT<1>. If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxH is driven to the state specified by OURDAT<1>. If Fault is active, PVMXH is driven to the state specified by CLDAT<1>. If Fault is active, PVMXH is driven to the state specified by CLDAT<1>. If Fault is active, PVMXH is driven to the state specified by CLDAT<1>. If Fault is active, PVMXH is driven to the state specified by CLDAT<1>. If Fault is active, PVMXH is driven to the state sp	R/W-0	R/W-0	-	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PENH: PWMxH Output Pin Ownership bit 1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxH pin 0 = GPIO module controls the PWMxL pin 0 = PWMxH pin is active-low 0 = PWMxH pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 1 = PWMxL pin is active-low 1 = PWMxL joi pin piar is in the True Independent Output mode 1 = PWMx I/O pin pair is in the True Independent Output mode 1 = PWMx I/O pin pair is in the True Independent Output mode 1 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 1 = OVRDAT<1> controls the output on the PWMxH pin 1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx I/O pin pair is in Redundant Output mode 1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the OWMxH pin 0 = PWMx generator controls the OWMxL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pin 1 = OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<2>. bit 5-4 FLIDAT<1:0: Data for PWMxH and PWMxL Pins if FLIMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLIDAT<2>. bit 3-2 CLDAT<1:0>: Data for PWMxH pin Stativen to the state specified by CLDAT<2>.	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PENH: PWMxH Output Pin Ownership bit 1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 11 = PWMxL /O pin pair is in the True Independent Output mode 0 = PWMxL /O pin pair is in Reubn-Pull Output mode 0 = PWMx /O pin pair is in Reubn-Pull Output mode 0 = PWMx //O pin pair is in Reubnalant Output mode 0 = PWMx //O pin pair is in Complementary Output mode 0 = PWMx //O pin pair is in Complementary Output mode 0 = PWMx //O pin pair is in Complementary Output mode 0 = PWMx generator controls the output on the PWMxL pin 0 = PWMx generator contro	bit 7							bit (
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PENH: PWMxH Output Pin Ownership bit 1 = PWMx module controls the PWMxH pin o o = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin o o bit 14 PENL: PWMxL Output Pin Ownership bit 1 = PWMx module controls the PWMxL pin o o bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxL pin is active-low o o o bit 12 POLL: PWMxL Output Pin Polarity bit 1 = PWMxL pin is active-low o o p 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low o o p o p bit 12 POLL: PWMxL Uoutput Pin Polarity bit 1 = PWMxL pin is active-low o p PWMxL pin is active-low 0 = PWMxL JO pin pair is in the True Independent Output mode 0 = PWMxL JO pin pair is in the True Independent Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx VMx generator controls the PWMxL Pin bit 1 = OVRDAT<1>> controls the OWMxL Pin bit 1 = OVRDAT<0>> controls the OWMxL Pin bit 1 = OVRDAT<0>> controls the	Legend:							
 bit 15 PENH: PWMxH Output Pin Ownership bit = PWMx module controls the PWMxH pin GPIO module controls the PWMxH pin = CPIO module controls the PWMxL pin = CPIO module controls the PWMxL pin = GPIO module controls the PWMxL pin = GPIO module controls the PWMxL pin = GPIO module controls the PWMxL pin = CPINAH Output Pin Polarity bit = PWMxH pin is active-high bit 12 POLL: PWMxL Output Pin Polarity bit = PWMxH pin is active-high bit 12 POLL: PWMxL Output Pin Polarity bit = PWMxL pin is active-high bit 11-10 PMOD>: PWMxL pin is active-high bit 11-10 PMOD>: PWMx //O pin pair is in the True Independent Output mode = PWMx I/O pin pair is in Push-Pull Output mode = PWMx I/O pin pair is in Redundant Output mode = PWMx I/O pin pair is in Redundant Output mode = PWMx I/O pin pair is in Redundant Output mode = PWMx I/O pin pair is in Complementary Output mode = PWMx I/O pin pair is in Complementary Output mode = OVRDAT > controls the output on the PWMxH pin = OVRDAT > controls the Output on the PWMxL pin = PWMx generator controls the PWMxL pin bit = OVRDAT = OVRDAT > Data for PWMxH, PWMxL pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If VERENH = 1, PWMxH is driven to the state specified by OVRDAT<2>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH and PWMxL Pins if CLMOD is Enabled bits If active, PWMxH is driven to the state specified by CLDAT<1>. If Fault is active, PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit	R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxH pin bit 14 PENL: PWMxL Output Pin Ownership bit 1 = PWMx module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxH pin is active-low 0 = PWMxL (Do pin pair is in the True Independent Output mode 1 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in PWMxL Pin bit 1 = OVRDAT<> controls the PWMxL Pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pins if Override is Enabled bits f OVREAT<1:0>: Data for PWMxH PMMxL Pins if OVERI	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
1 = PWMx module controls the PWMxH pin 0 = GPIO module controls the PWMxH pin bit 14 PENL: PWMxL Output Pin Ownership bit 1 = PWMx module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxH pin is active-low 0 = PWMxL (Do pin pair is in the True Independent Output mode 1 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in PWMxL Pin bit 1 = OVRDAT<> controls the PWMxL Pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pins if Override is Enabled bits f OVREAT<1:0>: Data for PWMxH PMMxL Pins if OVERI	bit 15	PENH: PWM	xH Output Pin	Ownership bit				
1 = PWMx module controls the PWMxL pin 0 = GPIO module controls the PWMxL pin bit 13 POLH : PWMxH Output Pin Polarity bit 1 = PWMxH pin is active-low 0 = PWMxL pin is active-low 0 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx Superator controls the PWMxH pin 0 = PWMx generator controls the PWMxL pins if Override is Enabled bits if OVERENL = 1, PWMxH is driven to the state specified by OVRDAT<1>. if OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<2>. bi		1 = PWMx me	odule controls	the PWMxH p	in			
0 = GPIO module controls the PWMxL pin bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxH pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL Dutput Pin Polarity bit 1 = PWMxL Dutput Pin Polarity bit 1 = PWMxL Din is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-high bit 11-10 PMOD<1:0>: PWMx # I/O Pin Mode bits ⁽¹⁾ 11 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Push-Pull Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode bit 9 OVRENH: Override Enable for PWMxH Pin bit 1 = OVRDAT<1> controls the output on the PWMxL pin 0 = PVMx generator controls the PVMxL Pin bit 1 = OVRDAT<0> controls the PVMxL Pin bit 1 = OVRDAT<0> controls the PVMxL Pin bit 1 = OVRDAT<0> controls the PVMxL pin bit 7-6 OVREAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLT	bit 14			•				
bit 13 POLH: PWMxH Output Pin Polarity bit 1 = PWMxH pin is active-low 0 = PWMxH pin is active-high bit 12 POLL: PWMxL Output Pin Polarity bit 1 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL (O pin pair is in the True Independent Output mode 11 = PWMx I/O pin pair is in the True Independent Output mode 0 = PWMx I/O pin pair is in Redundant Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx I/O pin pair is in Complementary Output mode bit 9 OVRENH: Override Enable for PWMxH Pin bit 1 = OVRDAT 1 = OVRDAT controls the output on the PWMxH pin 0 = PWMx generator controls the OWMxL Pin bit 1 = OVRDAT controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pin bit 7-6 OVRENEN: Override Enable for PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxL is driven to the state specified by OVRDAT bit 5-4 FLTDAT<:0>: Data for PWMxL pins if OVERTA DOVRDAT Doverta bit 5-4 FLTDAT<:0>: Dat								
 1 = PWMxH pin is active-low 0 = PWMxH pin is active-high bit 12 POLL: PWMxL Output Pin Polarity bit 1 = PWMxL pin is active-low 0 = PWMxL pin is active-low 0 = PWMxL pin is active-high bit 11-10 PMOD-1:0>: PWMx # I/O Pin Mode bits⁽¹⁾ 11 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Complementary Output mode bit 9 OVRENH: Override Enable for PWMxH Pin bit 1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the state specified by OVRDAT<1>. If OVERENL = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<2>. bit 5-4 FLTDAT<1:>>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<0>. bit 3-2 CLDAT<1:>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by FLTDAT<1>. 	bit 13			•				
 0 = PWMxH pin is active-high bit 12 POLL: PWMxL Output Pin Polarity bit 1 = PWMxL pin is active-low 0 = PWMxL pin is active-high bit 11-10 PMOD<1:0-: PWMx # I/O Pin Mode bits⁽¹⁾ 1 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Push-Pull Output mode 01 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 0 = PWMx generator controls the output on the PWMxH pin			-	-				
1 = PWMxL pin is active-low 0 = PWMxL pin is active-high bit 11-10 PMOD<1:0>: PWMx # I/O Pin Mode bits ⁽¹⁾ 11 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Push-Pull Output mode 01 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 01 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pin 0 = PWMx generator controls the OUMXL pin bit 1 = OVRDAT<0> controls the OUMXL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the state specified by OVRDAT<1>. If OVERENL = 1, PWMxH is driven to the state specified by OVRDAT<>>. bit 5-4 FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<>>. If Fault is acti								
 bit 11-10 PMOD<1:D:: PWMx # I/O Pin Mode bits⁽¹⁾ 11 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Push-Pull Output mode 01 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx generator controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxL Pin bit 1 = OVRDAT<1> controls the output on the PWMxL pin 0 = PWMx generator controls the OVMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by CLDAT<1>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>. 	bit 12	POLL: PWM	kL Output Pin F	Polarity bit				
bit 11-10 PMOD<1:0>: PWMx # I/O Pin Mode bits ⁽¹⁾ 11 = PWMx I/O pin pair is in the True Independent Output mode 10 = PWMx I/O pin pair is in Push-Pull Output mode 01 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx I/O pin pair is in Complementary Output mode 00 = PWMx generator controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pins if Override is Enabled bits If OVERENL = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by VRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWM		•						
11 = PWMx I/O pin pair is in the True Independent Output mode10 = PWMx I/O pin pair is in Push-Pull Output mode01 = PWMx I/O pin pair is in Redundant Output mode00 = PWMx I/O pin pair is in Complementary Output modebit 9OVRENH: Override Enable for PWMxH Pin bit1 = OVRDAT<1> controls the output on the PWMxH pin0 = PWMx generator controls the PWMxH pin0 = PWMx generator controls the OUTPUTbit 8OVRENL: Override Enable for PWMxL Pin bit1 = OVRDAT<0> controls the output on the PWMxL pin0 = PWMx generator controls the PWMxL pins if Override is Enabled bitsif OVERENL = 1, PWMxH is driven to the state specified by OVRDAT<1>.if OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>.bit 5-4FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bitsif Fault is active, PWMxH is driven to the state specified by FLTDAT<1>.if Fault is active, PWMxL is driven to the state specified by FLTDAT<0>.bit 3-2CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bitsif current limit is active, PWMxH is driven to the state specified by CLDAT<1>.	bit 11-10		•)			
01 = PWMx I/O pin pair is in Redundant Output mode 00 = PWMx I/O pin pair is in Complementary Output mode bit 9 OVRENH: Override Enable for PWMxH Pin bit 1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pin 0 = PWMx generator controls the PWMxH pin bit 8 OVRENL: Override Enable for PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<0>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.						ut mode		
00 = PWMx I/O pin pair is in Complementary Output mode bit 9 OVRENH: Override Enable for PWMxH Pin bit 1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pin bit 8 OVRENL: Override Enable for PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pin bit 7-6 OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<>>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.								
bit 9 OVRENH: Override Enable for PWMxH Pin bit 1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pin bit 8 OVRENL: Override Enable for PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<0>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.			· ·			de		
1 = OVRDAT<1> controls the output on the PWMxH pin 0 = PWMx generator controls the PWMxH pinbit 8OVRENL: Override Enable for PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pinbit 7-6OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>.bit 5-4FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by FLTDAT<1>.	hit 9		• •	•		uc		
0 = PWMx generator controls the PWMxH pin bit 8 OVRENL: Override Enable for PWMxL Pin bit 1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pin 0 = PWMx generator controls the PWMxL pin bit 7-6 OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxH and PWMxL Pins if CLMOD is Enabled bits If Fault is active, PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by FLTDAT<0>.								
1 = OVRDAT<0> controls the output on the PWMxL pin 0 = PWMx generator controls the PWMxL pin bit 7-6 OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.								
 0 = PWMx generator controls the PWMxL pin bit 7-6 OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>. 	bit 8	OVRENL: Ov	erride Enable	for PWMxL Pi	n bit			
bit 7-6 OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits If OVERENH = 1, PWMxH is driven to the state specified by OVRDAT<1>. If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<1>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.				•				
If OVERENL = 1, PWMxL is driven to the state specified by OVRDAT<0>. bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<0>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.	bit 7-6	OVRDAT<1:0)>: Data for PV	VMxH, PWMx	L Pins if Overri	ide is Enabled b	oits	
bit 5-4 FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits If Fault is active, PWMxH is driven to the state specified by FLTDAT<1>. If Fault is active, PWMxL is driven to the state specified by FLTDAT<0>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.					•	•		
If Fault is active, PWMxL is driven to the state specified by FLTDAT<0>. bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.	bit 5-4				-	-		
bit 3-2 CLDAT<1:0>: Data for PWMxH and PWMxL Pins if CLMOD is Enabled bits If current limit is active, PWMxH is driven to the state specified by CLDAT<1>.								
• •	bit 3-2							
· ·					•	•		
Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).								

REGISTER 16-19: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

U-0	U-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0
_		PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN
bit 15							bit 8
HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0
PCIIRQ ⁽¹⁾	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN
bit 7							bit 0
Legend:		HS = Hardware		C = Clearable			
R = Readable		W = Writable b	bit		nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15-14	Unimplome	ntad. Dood oo '	,				
bit 13	-	nted: Read as '(nnara Statua hi		
DIL IO		Position Counter IT ≥ QEIxGEC	er Greater i Na	n or Equal Cor	npare Status DI	ι	
		IT < QEIXGEC					
bit 12	PCHEQIEN:	Position Counter	er Greater Tha	n or Equal Con	npare Interrupt	Enable bit	
	1 = Interrupt						
	0 = Interrupt				o		
bit 11		Position Counter $T \leq QEIxLEC$	er Less Than o	r Equal Compa	are Status bit		
		$T \ge QEIXLEC$					
bit 10	PCLEQIEN:	Position Counte	er Less Than o	r Equal Compa	re Interrupt En	able bit	
	1 = Interrupt						
	0 = Interrupt						
bit 9		Position Counter	er Overflow Sta	atus bit			
		has occurred	d				
bit 8		Position Counte		errupt Enable b	bit		
	1 = Interrupt			I			
	0 = Interrupt						
bit 7		sition Counter (H	÷.	ation Process	Complete Statu	us bit ⁽¹⁾	
		IT was reinitializ					
bit 6		IT was not reinit sition Counter (H		ation Process	Complete inter	runt Enable bit	
DILO	1 = Interrupt	-	oming) mitianz	auoniniocess			
	0 = Interrupt						
bit 5	VELOVIRQ:	Velocity Counter	r Overflow Sta	tus bit			
		has occurred					
		low has occurre			.,		
bit 4		Velocity Counte	r Overflow Inte	errupt Enable b	It		
	1 = Interrupt 0 = Interrupt						
bit 3	-	atus Flag for Ho	me Event Stat	us bit			
		ent has occurre					
	0 = No home	e event has occu	irred				

REGISTER 17-3: QEIxSTAT: QEIx STATUS REGISTER

Note 1: This status bit is only applicable to PIMOD<2:0> = 011 and 100 modes.

18.2 SPI Control Registers

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
SPIEN	_	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0		
bit 15							bit 8		
R/W-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R-0, HS, HC		
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF		
bit 7							bit (
Legend:									
R = Readable	bit	W = Writable b	nit	C = Clearabl	e hit				
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr			
	re Settable bit	HC = Hardwar	o Cloarablo bit	U = Unimple			IOWIT		
	e Sellable bil	nc – naruwar							
bit 15	SPIEN: SPIX	Enable bit							
bit 15		the module and	configures SCK		$and \overline{SSx}$ as	serial port pins	1		
	0 = Disables			х, овох, ови					
bit 14	Unimplemen	ted: Read as '0	3						
bit 13	SPISIDL: SP	Ix Stop in Idle M	lode bit						
	1 = Discontin	ues the module	operation when	device enters	Idle mode				
	0 = Continue	s the module op	eration in Idle m	node					
bit 12-11	Unimplemen	ted: Read as '0	,						
bit 10-8	SPIBEC<2:0	>: SPIx Buffer E	lement Count b	its (valid in En	hanced Buffe	r mode)			
	Master mode Number of SI	<u>:</u> Plx transfers are	pending.						
	Slave mode: Number of SI	Plx transfers are	unread.						
bit 7	SRMPT: SPD	k Shift Register	(SPIxSR) Empty	v bit (valid in E	nhanced Buff	er mode)			
		t register is emp t register is not		send or receiv	ve the data				
bit 6	SPIROV: SPI	Ix Receive Over	flow Flag bit						
		yte/word is com data in the SPI		d and discard	ed; the user	application has	s not read the		
	0 = No overf	low has occurre	d						
bit 5	SRXMPT: SF	Plx Receive FIFO	D Empty bit (vali	d in Enhanced	Buffer mode	e)			
	1 = RX FIFO								
h:+ 4 0		. ,							
bit 4-2		SPIx Buffer Inte	-	-		node)			
	 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when the last bit is shifted into SPIxSR, and as a result, the TX FIFO is empty 								
	101 = Interru 100 = Interru	upt when the las upt when one da	t bit is shifted ou	it of SPIxSR a	nd the transn	nit is complete			
		ry location	ly reasive buffe		(F bit is set)				
		ipt when the SP ipt when the SP		•	,				
		ipt when data is				T bit is set)			
	000 = Interru								

REGISTER 21-8: CxEC: CANx TRANSMIT/RECEIVE ERROR COUNT REGISTER

| R-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| TERRCNT7 | TERRCNT6 | TERRCNT5 | TERRCNT4 | TERRCNT3 | TERRCNT2 | TERRCNT1 | TERRCNT0 |
| bit 15 | | | | | | | bit 8 |

| R-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| RERRCNT7 | RERRCNT6 | RERRCNT5 | RERRCNT4 | RERRCNT3 | RERRCNT2 | RERRCNT1 | RERRCNT0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 21-9: CxCFG1: CANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_		—	—	—	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-8	Unimplemen	ited: Read as '	0'				
bit 15-8 bit 7-6	-	i ted: Read as ' Synchronization		bits			
	SJW<1:0>: S 11 = Length i	Synchronization is 4 x TQ		bits			
	SJW<1:0>: S 11 = Length i 10 = Length i	Synchronization is 4 x TQ is 3 x TQ		bits			
	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i	Synchronization s 4 x TQ s 3 x TQ s 2 x TQ		bits			
bit 7-6	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i	Synchronization Is 4 x TQ Is 3 x TQ Is 2 x TQ Is 1 x TQ	i Jump Width	bits			
	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i BRP<5:0>: E	Synchronization s 4 x TQ s 3 x TQ s 2 x TQ s 1 x TQ Baud Rate Pres	u Jump Width I	bits			
bit 7-6	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i BRP<5:0>: E	Synchronization Is 4 x TQ Is 3 x TQ Is 2 x TQ Is 1 x TQ	u Jump Width I	bits			
bit 7-6	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i BRP<5:0>: E	Synchronization s 4 x TQ s 3 x TQ s 2 x TQ s 1 x TQ Baud Rate Pres	u Jump Width I	bits			
bit 7-6	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i BRP<5:0>: E	Synchronization s 4 x TQ s 3 x TQ s 2 x TQ s 1 x TQ Baud Rate Pres	u Jump Width I	bits			
bit 7-6	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i BRP<5:0>: B 11 1111 = T	Synchronization s 4 x TQ s 3 x TQ s 2 x TQ s 1 x TQ Baud Rate Pres	a Jump Width caler bits FCAN	bits			
bit 7-6	SJW<1:0>: S 11 = Length i 10 = Length i 01 = Length i 00 = Length i BRP<5:0>: E 11 1111 = T 00 0010 = T	Synchronization s 4 x TQ s 3 x TQ s 2 x TQ s 1 x TQ aud Rate Pres TQ = 2 x 64 x 1/2	a Jump Width caler bits FCAN	bits			

REGISTER 24-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 RSE<15:0>: DCI Receive Slot Enable bits

1 = CSDI data is received during Individual Time Slot n

0 = CSDI data is ignored during Individual Time Slot n


REGISTER 24-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TSE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TSE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown


bit 15-0 TSE<15:0>: DCI Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during Individual Time Slot n

0 = CSDO pin is tri-stated or driven to logic '0' during the individual time slot, depending on the state of the CSDOM bit







© 2013-2014 Microchip Technology Inc.

REGISTER 26-2: CMxCON: OP AMP/COMPARATOR x CONTROL REGISTER (x = 1, 2, 3 OR 5)

bit 7

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
CON	COE	CPOL	— — OPMODE ⁽²⁾		CEVT ⁽³⁾	COUT	
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1 ⁽³⁾	EVPOL0 ⁽³⁾	_	CREF ⁽¹⁾	—	_	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾

_	-			
		bit	0	

Legend:								
R = Readab	le bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15	CON: Op	Amp/Comparator Enable b	it					
		parator is enabled parator is disabled						
bit 14	COE: Co	mparator Output Enable bit						
		parator output is present on parator output is internal onl	•					
bit 13	CPOL: C	CPOL: Comparator Output Polarity Select bit						
		parator output is inverted parator output is not inverted	d					
bit 12-11	Unimple	mented: Read as '0'						
bit 10	OPMOD	OPMODE: Op Amp Select bit ⁽²⁾						
		mp is enabled mp is disabled						
bit 9	CEVT: C	omparator Event bit ⁽³⁾						
	inter	parator event, according to rupts until the bit is cleared aparator event did not occur	the EVPOL<1:0> settings, occ	urred; disables future triggers an				
bit 8	COUT: C	omparator Output bit						
	When CF	OL = 0 (non-inverted polar	ity):					
	1 = VIN+							
	0 = VIN+							
		POL = 1 (inverted polarity):						
	1 = VIN+ 0 = VIN+	••						

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - **2:** The op amp and the comparator can be used simultaneously in these devices. The OPMODE bit only enables the op amp while the comparator is still functional.
 - **3:** After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), **must be cleared** before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

NOTES:

TABLE 33-44:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK1 Input Frequency	_	—	25	MHz	(Note 3)	
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK1 Input Rise Time	—	—		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	-	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	-	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCK1 Edge	20	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_		ns		
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	(Note 4)	
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—	_	50	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.





FIGURE 33-28: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
CTMU Curr	ent Source	9					
CTMUI1	IOUT1	Base Range	280	550	830	nA	CTMUICON<9:8> = 01
CTMUI2	IOUT2	10x Range	2.8	5.5	8.3	μA	CTMUICON<9:8> = 10
CTMUI3	IOUT3	100x Range	28	55	83	μA	CTMUICON<9:8> = 11
CTMUI4	IOUT4	1000x Range	280	550	830	μA	CTMUICON<9:8> = 00
CTMUFV1	VF		—	0.77	_	V	
CTMUFV2	VFVR			-1.38	_	mV/°C	


Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

FIGURE 33-37: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

β

11°

12°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

13°