

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	-
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	
Data Converters	A/D 30x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm306-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PINC		J DESC	КІРП	ONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	PPS	Description
INDX1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Index1 pulse input.
HOME1 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Home1 pulse input.
QEA1 ⁽¹⁾	I.	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer
QEB1 ⁽¹⁾	I	ST	Yes	external clock input in Timer mode. Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer external gate input in Timer mode.
CNTCMP1 ⁽¹⁾	0	—	Yes	Quadrature Encoder Compare Output 1.
INDX2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Index2 Pulse input.
HOME2 ⁽¹⁾	1	ST	Yes	Quadrature Encoder Home2 Pulse input.
QEA2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary timer
QEB2 ⁽¹⁾	I	ST	Yes	external clock input in Timer mode. Quadrature Encoder Phase B input in QEI2 mode. Auxiliary timer external gate input in Timer mode.
CNTCMP2 ⁽¹⁾	0	—	Yes	Quadrature Encoder Compare Output 2.
COFS	I/O	ST	Yes	Data Converter Interface frame synchronization pin.
CSCK	I/O	ST	Yes	Data Converter Interface serial clock input/output pin.
CSDI	I	ST	Yes	Data Converter Interface serial data input pin.
CSDO	0	—	Yes	Data Converter Interface serial data output pin.
C1RX	Ι	ST	Yes	CAN1 bus receive pin.
C1TX	0	—	Yes	CAN1 bus transmit pin
C2RX	Ι	ST	Yes	CAN2 bus receive pin.
C2TX	0	—	Yes	CAN2 bus transmit pin
RTCC	0	—	No	Real-Time Clock and Calendar alarm output.
CVREF	0	Analog	No	Comparator Voltage Reference output.
C1IN1+, C1IN2-, C1IN1-, C1IN3-	Ι	Analog	No	Comparator 1 inputs.
C1OUT	0	—	Yes	Comparator 1 output.
C2IN1+, C2IN2-, C2IN1-, C2IN3-	Ι	Analog	No	Comparator 2 inputs.
C2OUT	0	—	Yes	Comparator 2 output.
C3IN1+, C3IN2-, C2IN1-, C3IN3-	I	Analog	No	Comparator 3 inputs.
C3OUT	0	—	Yes	Comparator 3 output.
C4IN1+, C4IN2-, C4IN1-, C4IN3-	I	Analog	No	Comparator 4 inputs.
C4OUT	0	—	Yes	Comparator 4 output.
C5IN1-, C5IN2-, C5IN3-, C5IN4-, C5IN1+	I	Analog	No	Comparator 5 inputs.
C5OUT	0	—	Yes	Comparator 5 output.
Legend: CMOS = CM	IOS co	mpatible	input o	or output Analog = Analog input P = Power

TABLE 1-1:PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

Note 1: This pin is not available on all devices. For more information, see the "Pin Diagrams" section for pin availability.

2: AVDD must be connected at all times.

I = Input

2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site:

- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	_	_
bit 15		·					bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				T2CKR<6:0>	>		
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	Unimplemer	ted: Read as '	0'				
bit 6-0		-: Assign Timer		. ,	he Correspondi	ng RPn pin bits	3
	1111100 = 	nput tied to RP	124				
	•						
	•						

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

© 2013-2014 Microchip Technology Inc.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				C2RXR<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C1RXR<6:0>			
bit 7							bit (
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow							iown
	11111100 = • • • • • •	1-2 for input pin nput tied to RPI nput tied to CM nput tied to Vss	124 P1	,			
bit 7		nted: Read as '					
bit 6-0	C10VD-6.0	>: Assign CAN1				Do Dio hito	

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

Note 1: This register is not available on dsPIC33EPXXXGM3XX devices.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				SYNCI1R<6:0)>			
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	_	—	—		—		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		U = Unimplei	mented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set	I' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimplemer	nted: Read as 'o	0'					
bit 14-8		0>: Assign PWI			o the Correspon	ding RPn Pin b	its	
	1111100 = 	nput tied to RPI	124					
	•							
	•							
	•	nout tigd to CM	D1					
		nput tied to CMI nput tied to Vss						
bit 7-0		nted: Read as '						
	ompleme		0					

REGISTER 11-25: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

REGISTER 11-29: RPINR41: PERIPHERAL PIN SELECT INPUT REGISTER 41

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP6R<6:	0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-7 bit 6-0	DTCMP6R<6		M Dead-Time		on Input 6 to the	Corresponding	g RPn Pin bits
		-2 for input pin nput tied to RPI		ibers)			
	0000001 = lr	put tied to CMI	P1				

0000000 = Input tied to Vss

REGISTER 11-32: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP39	R<5:0>		
bit 15							bit 8
		DAMA		DAMO	DAVA	DAMA	DAMO
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP38	R<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8		: Peripheral Ou -3 for periphera		i is Assigned to mbers)	RP39 Output F	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	RP38R<5:0>	: Peripheral Ou	utput Function	is Assigned to	RP38 Output F	Pin bits	
				-			

(see Table 11-3 for peripheral function numbers)

REGISTER 11-33: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP41	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP40	R<5:0>		
bit 7	÷						bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13-8	RP41R<5:0>	. Peripheral Ou	tput Function	n is Assigned to	RP41 Output	Pin bits	

(see Table 11-3 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL ⁽¹⁾	CLMOD
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL ⁽¹⁾	FLTMOD1	FLTMOD0
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15 bit 14-10	1 = Independ 0 = Independ	dependent Fau lent Fault mode lent Fault mode : Current-Limit	e is enabled e is disabled		t for the PWM	< Generator # b	its
	11111 = Faul 11110 = Res	lt 32					
	•						
	01011 = Com 01010 = Op A 01001 = Op A 01000 = Op A 00111 = Faul 00101 = Faul 00101 = Faul 00011 = Faul 00010 = Faul 00001 = Faul 00001 = Faul	Amp/Comparat Amp/Comparat Amp/Comparat t 8 tt 8 tt 7 tt 6 tt 5 tt 5 tt 4 tt 3 tt 2 tt 1	or 3 or 2 or 1		(1)		
bit 9	1 = The selec	ent-Limit Polari ted current-lim ted current-lim	it source is ac	tive-low	(1)		
bit 8		rent-Limit Mode imit mode is er	nabled	WMx Generato	or # bit		

REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

20.1 UART Helpful Tips

- In multi-node direct connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pullup or pull-down resistor on the RX pin, depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.

2. The first character received on wake-up from Sleep mode, caused by activity on the UxRX pin of the UART module, will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid. This is to be expected.

BUFFER 21-5: CANx MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	3<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkı	nown

bit 15-8 Byte 3<15:8>: CANx Message Byte 3

bit 7-0 Byte 2<7:0>: CANx Message Byte 2

BUFFER 21-6: CANx MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	5<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	4<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 7-0 Byte 4<7:0>: CANx Message Byte 4

r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0		
r	r	r	r	SLOT3	SLOT2	SLOT1	SLOT0		
bit 15							bit		
r-0	r-0	r-0	r-0	R-0	R-0	R-0	R-0		
r	r	r	r	ROV	RFUL	TUNF	TMPTY		
bit 7							bit		
Legend:		r = Reserved	bit						
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle		x = Bit is unkr	nown		
	1111 = Slot 1 • • • • • • • • • • • • • • • • • • •	is currently ac is currently ac is currently ac	ctive ctive						
bit 7-4	Reserved: Re								
bit 3 bit 2	1 = A receive 0 = A receive RFUL: Receiv 1 = New data	 ROV: Receive Overflow Status bit 1 = A receive overflow has occurred for at least one Receive register 0 = A receive overflow has not occurred RFUL: Receive Buffer Full Status bit 1 = New data is available in the Receive registers 							
bit 1	TUNF: Transr 1 = A transmit	 0 = The Receive registers have old data TUNF: Transmit Buffer Underflow Status bit 1 = A transmit underflow has occurred for at least one Transmit register 0 = A transmit underflow has not occurred 							
bit 0	TMPTY: Trans 1 = The Trans	smit Buffer Err	ipty Status bit are empty	-					

REGISTER 24-4: DCISTAT: DCI STATUS REGISTER

REGISTER 25-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0	_IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0	LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	•		

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits

General purpose Timer0 Limit register (effective only with a PTGT0 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

PTGT1LIM<15:8> bit 15 b	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
bit 15 b	PTGT1LIM<15:8>										
	bit 15										

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTGT1LIM<7:0>										
bit 7							bit 0			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits General purpose Timer1 Limit register (effective only with a PTGT1 Step command).
- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0				
	_	_	_	CVRR1	VREFSEL						
bit 15							bi				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CVREN	CVROE	CVRR0	CVRSS	CVR3	CVR2	CVR1	CVR0				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown				
-											
bit 15-12	Unimplemen	ted: Read as '	0'								
bit 11	CVRR1: Com See bit 5.	nparator Voltage	e Reference I	Range Selectio	on bit						
bit 10	VREFSEL: V	oltage Referen	ce Select bit								
	1 = CVREFIN	-									
	0 = CVREFIN	is generated by	the resistor	network							
bit 9-8	Unimplemen	ted: Read as '	0'								
bit 7	CVREN: Con	nparator Voltag	Enable bit								
	•	tor voltage refe tor voltage refe		•	wn						
bit 6	CVROE: Comparator Voltage Reference Output Enable on CVREF10 Pin bit										
		evel is output or evel is disconne									
bit 11, 5	CVRR<1:0>: Comparator Voltage Reference Range Selection bits										
	10 = 0.33 CV 01 = 0.00 CV	/RSRC to 0.94, v /RSRC to 0.96, v /RSRC to 0.67, v /RSRC to 0.75, v	vith CVRSRC/2 vith CVRSRC/2	24 step-size 24 step-size							
bit 4		nparator Voltag		•	on bit						
	1 = Compara	tor voltage refe	rence source	, CVRSRC = C\	/REF+ – AVSS						
bit 3-0		•				0> ≤ 15 bits					
	CVR<3:0> Comparator Voltage Reference Value Selection $0 \le CVR<3:0> \le 15$ bits <u>When CVRR<1:0> = 11:</u> CVREF = (CVR<3:0>/16) • (CVRSRC)										
	When CVRR CVREF = (1/3	< <u>1:0> = 10:</u>) • (CVRSRC) +	(CVR<3:0>/2	24) ● (CVRSRC)							
	When CVRR			,							
	•	, ,	JVRORU)								
	When CVRR	<1:0> = 0.0									

REGISTER 26-7: CVR1CON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER 1

dsPIC33EPXXXGM3XX/6XX/7XX




FIGURE 27-1: RTCC BLOCK DIAGRAM

Note: The RTCC is only operational on devices which include the SOSC; therefore, the RTCC module is not available on 44-pin devices.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0				
bit 7							bit C				
Legend:											
R = Readable) bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15		larm Enable bit									
	CHIME =	= 0)	ed automatica	illy after an ala	rm event wher	never ARPT<7:)> = 0x00 and				
	0 = Alarm is										
bit 14		ne Enable bit									
		s enabled; ARP s disabled [,] ARP									
bit 13-10	 0 = Chime is disabled; ARPT<7:0> bits stop once they reach 0x00 AMASK<3:0>: Alarm Mask Configuration bits 										
	0000 = Every half second										
	0001 = Every second										
		y 10 seconds									
	0011 = Ever										
	0100 = Ever										
	0110 = Once										
	0111 = Once a week										
	1000 = Once a month 1001 = Once a year (except when configured for February 29th, once every 4 years)										
		e a year (excep erved – do not ι		ired for Februa	iry 29th, once e	every 4 years)					
		erved – do not u									
bit 9-8	ALRMPTR<	1:0>: Alarm Val	ue Register W	indow Pointer	bits						
			•			RMVAL register	. The				
	ALRMPTR<1	1:0> value decre	ements on eve	ery read or write	e of ALRMVAL	until it reaches	'00'.				
bit 7-0	ARPT<7:0>: Alarm Repeat Counter Value bits										
	11111111 = Alarm will repeat 255 more times										
	•										
	•										
	•										
	• • 00000000 =	Alarm will not r	epeat								

REGISTER 27-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

NOTES:

TABLE 33-38:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCKx Input Frequency	—		15	MHz	(Note 3)		
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns			
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	—	ns	(Note 4)		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

TABLE	33-60:	ADCx CONVERSION (10-BIT M	ODE) TI	MING RI	EQUIRE	MENTS	
AC CHARACTERISTICS				rd Operat otherwis	e stated) ature -4) I0°C≤TA	ee Note 1): 3.0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol Characteristic			Тур. ⁽⁴⁾	Max.	Units	Conditions
		Cloc	k Parame	eters			-
AD50	TAD	ADCx Clock Period	75	_	_	ns	
AD51	tRC	ADCx Internal RC Oscillator Period	_	250		ns	
		Con	version I	Rate			
AD55	tCONV	Conversion Time	_	12 TAD	_	_	
AD56	FCNV	Throughput Rate	—	_	1.1	Msps	Using simultaneous sampling
AD57a	TSAMP	Sample Time When Sampling Any ANx Input	2 Tad	—	_	-	
AD57b	TSAMP	Sample Time When Sampling the Op Amp Outputs	4 Tad	—	_	—	
		Timin	g Param	eters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	—	3 Tad	-	Auto-convert trigger not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	_	_	
AD63	tDPU	Time to Stabilize Analog Stage		—	20	μS	(Note 3)

Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality Note 1: is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The parameter, tDPU, is the time required for the ADCx module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON> = 1). During this time, the ADCx result is indeterminate.


4: These parameters are characterized, but not tested in manufacturing.

from ADC Off to ADC On⁽²⁾

35.2 Package Details

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



IN	44				
е	0.80 BSC				
Α	-	_	1.20		
A2	0.95	1.00	1.05		
A1	0.05	-	0.15		
L	0.45 0.60 0.75				
L1	1.00 REF				
¢	0° 3.5° 7				
E	12.00 BSC				
D	12.00 BSC				
E1	10.00 BSC				
D1	10.00 BSC				
С	0.09	_	0.20		
b	0.30 0.37 0.45				
α	11° 12° 13°				
β	11° 12° 13°				
	e A A2 A1 L1 Φ E D E1 D1 C b b	e $-$ A2 0.95 A1 0.05 L 0.45 L1 $ \phi$ 0° E $-$ D $-$ E1 $-$ D1 $-$ c 0.09 b 0.30 α 11°	e 0.80 BSC A - - A2 0.95 1.00 A1 0.05 - L 0.45 0.60 L1 1.00 REF ϕ 0° 3.5° E 12.00 BSC D 12.00 BSC E1 10.00 BSC C1 0.30 0.37 α 11° 12°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B