

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XE

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm310-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 2-7: INTERLEAVED PFC





FIGURE 2-8: BEMF VOLTAGE MEASURED USING THE ADC MODULE



3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU" (DS70359), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for digital signal processing. The CPU has a 24-bit instruction word, with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle, effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXXGM3XX/6XX/7XX devices have sixteen 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer for interrupts and calls.

3.2 Instruction Set

The device instruction set has two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The Base Data Space can be addressed as 4K words or 8 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. On dsPIC33EP devices, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Space boundary is device-specific.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space at any 16K program word boundary. The program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Moreover, the Base Data Space address is used in conjunction with a Data Space Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8M words or 16 Mbytes. Refer to "Data Memory" (DS70595) and "Program Memory" (DS70613) in the "dsPIC33/ PIC24 Family Reference Manual" for more details on EDS, PSV and table accesses.

On dsPIC33EP devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

3.4 Addressing Modes

The CPU supports these addressing modes:

- · Inherent (no operand)
- Relative
- Literal
- Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit (MSb) of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- **Note 1:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **2:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

U-0				DAMA		DAMA	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				U4CTSR<6:0>	>		h:t 0
pit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U4RXR<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
		0>: Assign UAR 1-2 for input pin			o the Correspo	onding RPn/RPI	n Pin bits
	(see Table 1 ⁻ 1111111 = I • •	1-2 for input pin nput tied to RP ⁷	selection nun 124		o the Corresp	onding RPn/RPI	n Pin bits
	(see Table 1 ⁻ 1111111 = • • • 0000001 =	1-2 for input pin	selection nun 124 P1		o the Corresp	onding RPn/RPI	n Pin bits
bit 7	(see Table 1' 1111111 = • • 0000001 = 0000000 =	1-2 for input pin nput tied to RP	selection nun 124 P1		o the Correspo	onding RPn/RPI	n Pin bits

REGISTER 11-22: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

- bit 6-4
 SYNCSRC<2:0>: Synchronous Source Selection bits⁽¹⁾

 111 = Reserved
 ...

 ...
 ...

 100 = Reserved
 011 = PTGO17⁽²⁾

 010 = PTGO16⁽²⁾
 001 = Reserved

 000 = SYNCI1
 bit 3-0

 SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits⁽¹⁾

 1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event

 ...

 0001 = 1:2 Postscaler generates Special Event Trigger on every second compare match event

 ...

 0001 = 1:1 Postscaler generates Special Event Trigger on every second compare match event
- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

HS/HC-0) HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT((1) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	DTCP ⁽³⁾	<u> </u>	MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7							bit
Legend:		HC = Hardware			are Settable bit		
R = Reada		W = Writable b	it	-	mented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	IOWN
bit 15		ault Interrupt Sta	tue hit(1)				
DIL 15		errupt is pending					
		interrupt is pending					
	This bit is cle	ared by setting:	FLTIEN = 0.				
bit 14	CLSTAT: Cu	rrent-Limit Interi	upt Status bit ⁽¹⁾)			
		imit interrupt is					
		nt-limit interrupt ared by setting:					
bit 13		rigger Interrupt					
DIC 15		ngger menupt nterrupt is pendi					
		r interrupt is pe	•				
	This bit is cle	ared by setting:	TRGIEN = 0.				
bit 12		It Interrupt Enat					
		errupt is enabled errupt is disabled		TAT bit is clear	red		
bit 11	CLIEN: Curre	ent-Limit Interru	pt Enable bit				
		imit interrupt is of init interrupt is of init interrupt is of the second second second second second second se		e CLSTAT bit i	s cleared		
bit 10		gger Interrupt E					
		event generate		equest			
		vent interrupts a		d the TRGSTA	T bit is cleared		
bit 9	ITB: Indepen	ident Time Base	e Mode bit ⁽²⁾				
		register provide egister provides				ator	
bit 8	MDCS: Mast	er Duty Cycle R	legister Select I	oit ⁽²⁾			
	1 = MDC reg	ister provides d gister provides d	uty cycle inform	nation for this F	-		
Note 1:	Software must cle	ear the interrupt	status here and	d in the corres	ponding IFSx b	it in the interru	pt controller.
	These bits should	•		-	•		
	DTC<1:0> = 11 fo	-					
	The Independent CAM bit is ignore		5 = 1) mode mu	st be enabled i	to use Center-A	Aligned mode. I	If ITB = 0, the

REGISTER 16-11: PWMCONx: PWMx CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	_	_	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
		—			_	FRMDLY	SPIBEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15		med SPIx Suppo		_			
			•	cpin is used as	the Frame Sy	nc pulse input/or	utput)
1.11.4.4		SPIx support is o					
bit 14		x Frame Sync F		on Control bit			
		/nc pulse input (/nc pulse output					
bit 13	-	ame Sync Pulse	. ,				
		/nc pulse is activ	,				
		/nc pulse is activ	U U				
bit 12-2	Unimplemen	ted: Read as '0	,				
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	t bit			
		/nc pulse coinci					
	-	nc pulse preced					
bit 0		x Enhanced Bu		bit			
		d Buffer is enabl		d modo)			
		d Buffer is disab	ieu (Standan	u moue)			

REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15			1	1			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15		larm Enable bit					
	1 = Alarm is CHIME :	enabled (clear	ed automatica	lly after an ala	rm event wher	never ARP1<7:0	0 > = 0x00 and
	0 = Alarm is	,					
bit 14	CHIME: Chir	ne Enable bit					
	1 = Chime is	s enabled; ARP	T<7:0> bits are	e allowed to rol	l over from 0x	00 to 0xFF	
	0 = Chime is	s disabled; ARP	T<7:0> bits st	op once they re	each 0x00		
bit 13-10		>: Alarm Mask	Configuration	bits			
		y half second					
	0001 = Ever	y secona y 10 seconds					
	0011 = Ever						
		y 10 minutes					
	0101 = Ever						
	0110 = Once 0111 = Once						
	1000 = Once						
		e a year (except		ired for Februa	ry 29th, once e	every 4 years)	
	101x = Rese	e a year (except erved – do not u	se	ired for Februa	ry 29th, once e	every 4 years)	
hit 9-8	101x = Rese 11xx = Rese	e a year (except erved – do not u erved – do not u	ise			every 4 years)	
bit 9-8	101x = Rese 11xx = Rese ALRMPTR<	e a year (except erved – do not u erved – do not u 1:0>: Alarm Val	ise ise ue Register W	indow Pointer	bits		The
bit 9-8	101x = Rese 11xx = Rese ALRMPTR< Points to the	e a year (except erved – do not u erved – do not u	ise lise ue Register W Alarm Value re	indow Pointer l egisters when r	bits eading the AL	RMVAL register	
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR<	e a year (except erved – do not u erved – do not u fros: Alarm Val corresponding	ise ise ue Register W Alarm Value re ements on eve	indow Pointer egisters when r ery read or write	bits eading the AL	RMVAL register	
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR< ARPT<7:0>:	e a year (except erved – do not u erved – do not u 1:0>: Alarm Val corresponding 1:0> value decre	ise ue Register W Alarm Value re ements on eve Counter Value	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register	
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR< ARPT<7:0>:	e a year (except erved – do not u erved – do not u 1:0>: Alarm Valu corresponding 1:0> value decre Alarm Repeat	ise ue Register W Alarm Value re ements on eve Counter Value	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register	
	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR< ARPT<7:0>:	e a year (except erved – do not u erved – do not u 1:0>: Alarm Valu corresponding 1:0> value decre Alarm Repeat	ise ue Register W Alarm Value re ements on eve Counter Value	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register	
bit 9-8 bit 7-0	101x = Rese 11xx = Rese ALRMPTR< Points to the ALRMPTR<7 ARPT<7:0>: 11111111 =	e a year (except erved – do not u erved – do not u 1:0>: Alarm Valu corresponding 1:0> value decre Alarm Repeat	use Register W Alarm Value re ements on eve Counter Value at 255 more ti	indow Pointer egisters when r ry read or write bits	bits eading the AL	RMVAL register	

REGISTER 27-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

28.1 PMP Control Registers

REGISTER 28-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER⁽³⁾

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	ented bit, read	d as '0'	
-n = Value at	Reset	'1' = Bit is set	+	'0' = Bit is clea		x = Bit is unkr	lown
			·	0 2000 0.00			
bit 15	PMPEN: Par	allel Master Po	rt Enable bit				
	1 = PMP mod	dule is enabled					
	0 = PMP mod	dule is disabled	l, no off-chip ac	cess is perform	ed		
bit 14	Unimplemer	nted: Read as '	0'				
bit 13	PSIDL: PMP	Stop in Idle Mo	ode bit				
		ues module op	eration when d ation in Idle mo		e mode		
bit 12-11		-					
bit 12-11	ADRMUX<1:	:0>: Address/Da					
bit 12-11	ADRMUX<1: 11 = Reserve	:0>: Address/Da	ata Multiplexing	g Selection bits	bins		
bit 12-11	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e	: 0>: Address/Da ed its of address a ight bits of addr	ata Multiplexing ire multiplexed ess are multiple	g Selection bits on PMD<7:0> p exed on PMD<7		r eight bits are c	on PMA<15:8>
	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address	:0>: Address/Date ad its of address a ight bits of addr s and data appe	ata Multiplexing ire multiplexed ess are multiple ear on separate	g Selection bits on PMD<7:0> p exed on PMD<7 e pins	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 12-11 bit 10	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By	: 0>: Address/Da ed its of address a ight bits of addr s and data appe rte Enable Port	ata Multiplexing ire multiplexed ess are multiple ear on separate	g Selection bits on PMD<7:0> p exed on PMD<7 e pins	:0> pins, uppe	r eight bits are c	on PMA<15:8>
	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc	:0>: Address/Da ed its of address a ight bits of addr s and data appe rte Enable Port ort is enabled	ata Multiplexing ire multiplexed ess are multiple ear on separate	g Selection bits on PMD<7:0> p exed on PMD<7 e pins	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc	:0>: Address/Died its of address a ight bits of address and data apperte Enable Port ort is enabled ort is disabled	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16-	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>
	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W	:0>: Address/Date its of address a ight bits of address and data appert of Enable Port ort is enabled ort is disabled /rite Enable Stro	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16-	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/P	:0>: Address/Date its of address a ight bits of addr s and data appert of Enable Port ort is enabled ort is disabled when B port is e	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- obe Port Enable enabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 1 = PMWR/P 0 = PMWR/P	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is of MENB port is of	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable enabled lisabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P	:0>: Address/Dial address address address address and data appertered and data apper	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable isabled isabled e Port Enable t	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is of MENB port is of	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t nabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are o	on PMA<15:8>
bit 10 bit 9	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI	:0>: Address/Dial ed its of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is of MENB port is of ead/Write Strop MWR port is en	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t nabled sabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is of MENB port is of MENB port is of ad/Write Strop MWR port is en MWR port is dis Chip Select Fun	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t nabled sabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMR	:0>: Address/Dial and address a ight bits of address and data appert and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is a MENB port is a ad/Write Strop MWR port is an MWR port is a chip Select Fun- ed and PMCS2 fu	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits unction as Chip	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit bit	:0> pins, uppe e)		on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS2	:0>: Address/Dial addits of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strock of the Enable Strock of the Enable Strock of MENB port is a ment of the Strock MENB port is a contract of the Strock MWR port is a moved and PMCS2 fur functions as C	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits inction as Chip hip Select, PM	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMCS1 01 = PMCS1 00 = PMCS1	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strob MWR port is an MWR port is an MWR port is dis chip Select Fun- ed and PMCS2 fu functions as C and PMCS2 fu	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable bit abled sabled ction bits unction as Chip hip Select, PMu unction as Addr	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRS1 0 = PMCS1 ALP: Addres	:0>: Address/Dial and address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is enabled MWR port is enabled MWR port is enabled MWR port is enable MWR port is enable and PMCS2 fu functions as C and PMCS2 fu s Latch Polarity	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits unction as Chip hip Select, PMu inction as Addr y bit ⁽¹⁾	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS1 ALP: Address 1 = Active-hig	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strob MWR port is an MWR port is an MWR port is dis chip Select Fun- ed and PMCS2 fu functions as C and PMCS2 fu	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits inction as Chip hip Select, PMi inction as Addr / bit ⁽¹⁾	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMR	:0>: Address/Dial and address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is enabled MWR port is enabled MWR port is enabled and PMCS2 fu functions as C and PMCS2 fu s Latch Polarity gh (PMALL and	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable bit sabled ction bits unction as Chip hip Select, PMu noction as Addr / bit ⁽¹⁾ EPMALH) PMALH)	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6 bit 5	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMR	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strob MWR port is an MWR port is an MWR port is an and PMCS2 fu functions as C and PMCS2 fu s Latch Polarity gh (PMALL and Select 1 Polarity	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable bit sabled ction bits unction as Chip hip Select, PMu noction as Addr / bit ⁽¹⁾ EPMALH) PMALH)	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>

- **2:** PMCS1 applies to Master mode and PMCS applies to Slave mode.
- **3:** This register is not available on 44-pin devices.

REGISTER 28-3: PMADDR: PARALLEL MASTER PORT ADDRESS REGISTER (MASTER MODES ONLY)^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CS2	CS1	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8
bit 15							bit 8
	DAMO			DAMA		DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	Reset	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknowr			nown
bit 15 bit 14	1 = Chip Sele 0 = Chip Sele If PMCON<7 Bit functions CS1: Chip Sele If PMCON<7 1 = Chip Sele 0 = Chip Sele	$\frac{1}{100} = 10 \text{ or } 01:$ $\frac{1}{200} = 10 \text{ or } 01:$ $\frac{1}{200} = 10 \text{ or } 00:$ $\frac{1}{200} = 10 \text{ or } 00:$ $\frac{1}{200} = 10:$ $\frac{1}{200} = 1:$ $\frac{1}{200} = $					
bit 13-0	ADDR<13:0>	Destination A	ddress bits				

Note 1: In Enhanced Slave mode, PMADDR functions as PMDOUT1, one of the two Data Buffer registers.

2: This register is not available on 44-pin devices.

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f		1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	4	SFA
		CALL	Wn	Call indirect subroutine	1	4	SFA
		CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA, SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - C)$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
22	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
23	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
24	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
				Compare Wb with Wn, branch if ≠	-1	. /	

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)




TABLE 33-22: TIMER1 EXTER	AL CLOCK TIMING REQUIREMENTS ⁽¹⁾
---------------------------	---

АС СН/	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charae	cteristic ⁽²⁾	Min.	Тур.	Max.	Units	Conditions	
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler value (1, 8, 64, 256)	
			Asynchronous	35		—	ns		
TA11	ΤτxL	T1CK Low Time	Synchronous mode	Greater of: 20 or (TCY + 20)/N	_	—	ns	Must also meet Parameter TA15, N = Prescaler value (1, 8, 64, 256)	
			Asynchronous	10		—	ns		
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	—	_	ns	N = Prescaler value (1, 8, 64, 256)	
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting TCS (T1CON<1>) bit)		DC		50	kHz		
TA20	TCKEXTMRL	Delay from E Clock Edge Increment	External T1CK to Timer	0.75 TCY + 40	—	1.75 Tcy + 40	ns		

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.




FIGURE 33-26: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-43:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

АС СНА	RACTERIST	ICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK1 Frequency	—	—	25	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK1 Output Fall Time	—		—	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	—		—	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—		—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	_	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	20			ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.

TABLE 33-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	25	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_		ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—		ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.








44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC		
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads	G	0.25		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad



Microchip Technology Drawing C04-149C Sheet 1 of 2

dsPIC33EPXXXGM3XX/6XX/7XX

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memo Product Group Pin Count Tape and Reel I Temperature Ra Package		Example: dsPIC33EP512GM710-I/PT: dsPIC33, Enhanced Performance, 512-Kbyte program memory, 100-pin, Industrial temperature, TQFP package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Family:	EP = Enhanced Performance	
Product Group:	GM7 = General Purpose plus Motor Control Family	
Pin Count:	04 = 44-pin 06 = 64-pin 10 = 100/124-pin	
Temperature Range:	$ \begin{array}{rcl} & = & -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial)} \\ \text{E} & = & -40^{\circ}\text{C to } +125^{\circ}\text{C (Extended)} \end{array} $	
Package:	BG= Plastic Thin Profile Ball Grid Array - (121-pin) 10x10 mm body (TFBGA)ML= Plastic Quad, No Lead Package - (44-pin) 8x8 mm body (QFN)MR= Plastic Quad, No Lead Package - (64-pin) 9x9 mm body (QFN)PT= Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP)PT= Plastic Thin Quad Flatpack - (64-pin) 10x10 mm body (TQFP)PT= Thin Quad Flatpack - (100-pin) 12x12x1 mm body (TQFP)PF= Thin Quad Flatpack - (100-pin) 14x14x1 mm body (TQFP)	