

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm310-h-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name Name NameAddr.Bit 10Bit 10Bit 10Bit 10Bit 10Bit 10Bit 10Bit 20Bit 10Bit 20Bit														MAP	ISTER N	SREG	TIMER	4-4:	TABLE 4
PR1 0102 Period Register 1 TICON 0104 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — TSYNC TCS — TIM2 0106 - Time? Period Register FORATE TCKPS1 TCKPS1 TCKPS1 TCKPS0 — TSYNC TCS — TIM3 0106 - Time? Register for 32-bit timer operations only) - TTSYNC TCS — TMR3 0104 - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - PR3 0102 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS1 TCKPS0 TSID - TCS - TMR4 0114 Ton - TSIDL - - TImer6 Holding Register (All Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Addr.	-
TICON 014// TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 - TSYNC TCS - TMR2 0106 - Timer2 Register - TGATE TCKPS1 TCKPS0 - TSYNC TCS - TMR3 0106 - Timer3 Register - TS2-bit filter operations only) - TCKPS0 T32 - TCS - - - - TCS - - TCS - - TCS - TCS - TCS - TCS - TCS - TCS 1 1 1	0000							r	er1 Registe	Tim								0100	TMR1
TMR2 0.106 Timer2 Register TMR3HLD 0108 Timer3 Holding Register (For 32-bit timer operations only) TMR3 0100 Period Register 2 PR2 0100 Period Register 2 PR3 0110 TON - TSIDL - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4HD 0110 TON - TSIDL - - - - TGCR TCKPS1 TCKPS0 T32 - TCS - TMR5HD 0116 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5HD	FFFF	-						1	od Register	Peri								0102	PR1
TMR3HLD 0108 Timer3 Holding Register (For 32-bit timer operations only) TMR3 010A Timer3 Register PR2 010C Period Register 2 PR3 0100 Period Register 2 PR3 0100 Timer3 Register 2 PR3 0100 Timer3 Register 2 PR3 0110 TON - TISDL - - Period Register 1 TMR4 0110 ToN - Timer3 Register TMR4 0114 Timer5 Holding Register (For 32-bit timer operations only) TMR5 OTIR TIMEr5 Register TMR5 OTIR ToKPS1 TCKPS1	0000	_	TCS	TSYNC	_	TCKPS0	TCKPS1	TGATE		_	_	_	—	_	TSIDL	_	TON	0104	T1CON
TMR3 010A Timer3 Register 7 PR2 010C Period Register 3 TZCON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5 0114 - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR5 0118 - - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T4CON 0112 TON <	0000	Timer2 Register										0106	TMR2						
PR2 010C Period Register 2 PR3 010E Period Register 3 T2CON 0110 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - - - TGATE TCKPS0 T32 - TCS - TMR5HLD 0118 - - - - - Period Register 4 Period Register 4 PR5 0110 - - - - - - TGATE TCKPS0 T32 - TCS - T4CON 0112 TON - TSIDL - - - - TGA	xxxx	Timer3 Holding Register (For 32-bit timer operations only)											0108	TMR3HLD					
PR3 010E Period Register 3 T2CON 0110 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - TMR4 0114 - - - - TGATE TCKPS0 T32 - TCS - TMR5 0116 - - - TGATE TCKPS0 T32 - TCS - PR4 011A - - - - TGATE TCKPS0 T32 - TCS - T4CON 011E TON - TSIDL - - - TGATE TCKPS0 T32	0000							r	er3 Registe	Tim								010A	TMR3
T2CON 0110 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - T3CON 0112 TON - TSIDL - - - - TGATE TCKPS1 TCKPS0 T32 - TCS - TMR4 0114 - - - - TGATE TCKPS1 TCKPS0 - - TCS - TMR4 0114 - - - - TGS0 - - TCS 10116 - - TGATE TCKPS1 TCKPS0 T32 - TCS - - TCS -	FFFF	Period Register 2											010C	PR2					
T3CON 0112 TON — TSIDL — — — — TGATE TCKPS0 — — — TCS — TMR4 0114	FFFF	Period Register 3										010E	PR3						
TMR4 0114 Immediate Timer4 Register TMR4LD 0116 Timer5 Holding Register (For 32-bit timer operations only) TMR5 0118 PR4 011A PR5 011C TMR6 012 TMR6 012 TMR7 012 TMR7 012 PR6 012 TMR7 0126 TMR7 0126 PR7 0128 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR7 0126 PR7 0128 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR7 0126 PR7 0120 TON — TMR8 0130	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	_	_		—	—		TSIDL		TON	0110	T2CON
TMRSHLD 0116 TimerS Holding Register (For 32-bit timer operations only) TMRS 0118 TimerS Register PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T5CON 0120 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR6 0120 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR6 0122 TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR7 0126 Timer7 Holding Register (For 32-bit timer operations only) TImer7 Register Period Register 6 PR7 012A TSIDL - - - - TGATE TCKPS0 T32	0000	—	TCS	—	—	TCKPS0	TCKPS1	TGATE	_	_		—	—		TSIDL		TON	0112	T3CON
TMR5 0118 Timer5 Register PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T4CON 011E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — — — — — — — — — TCS — — — — — — TCS P P P P P P P P P P <t< td=""><td>0000</td><td></td><td></td><td></td><td></td><td></td><td></td><td>r</td><td>er4 Registe</td><td>Tim</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0114</td><td>TMR4</td></t<>	0000							r	er4 Registe	Tim								0114	TMR4
PR4 011A Period Register 4 PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR7 0126	xxxx	Timer5 Holding Register (For 32-bit timer operations only)										0116	TMR5HLD						
PR5 011C Period Register 5 T4CON 011E TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS0 T32 — TCS — TMR6 0122	0000	Timer5 Register											0118	TMR5					
T4CON 011E TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — TMR6 0122	FFFF	Period Register 4											011A	PR4					
T5CON 0120 TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR6 0122	FFFF							5	od Register	Peri								011C	PR5
TMR6 0122 Timer6 Register TMR7HLD 0124 Timer7 Holding Register (For 32-bit timer operations only) TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 -	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	—			—	—		TSIDL	-	TON	011E	T4CON
TMR7 HLD 0124 Timer7 Holding Register (For 32-bit timer operations only) TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 0122 TON - TSIDL - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 - - - - - TImer8 Register	0000	—	TCS	—	—	TCKPS0	TCKPS1	TGATE	—			—	—		TSIDL		TON	0120	T5CON
TMR7 0126 Timer7 Register PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - - TGATE TCKPS1 TCKPS0 - - - - TGATE TCKPS1 TCKPS0 - <td>0000</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>r</td> <td>ier6 Registe</td> <td>Tim</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0122</td> <td>TMR6</td>	0000							r	ier6 Registe	Tim								0122	TMR6
PR6 0128 Period Register 6 PR7 012A Period Register 7 T6CON 012C TON — TSIDL — — — TGATE TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS0 T32 — TCS — TMR8 0130 — TSIDL — — — — TImer8 Register	xxxx						ions only)	timer operat	For 32-bit	g Register	er7 Holdin	Time						0124	TMR7HLD
PR7 012A Period Register 7 T6CON 012C TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - T7CON 012E TON - TSIDL - - - - TGATE TCKPS0 T32 - TCS - TMR8 0130 - TSIDL - - - TImer8 Register	0000							r	er7 Registe	Tim								0126	TMR7
T6CON 012C TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 T32 — TCS — T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR8 0130	FFFF							6	od Register	Peri								0128	PR6
T7CON 012E TON — TSIDL — — — — — TGATE TCKPS1 TCKPS0 — — TCS — TMR8 0130	FFFF							7	od Register	Peri								012A	PR7
TMR8 0130 Timer8 Register	0000	—	TCS	—	T32	TCKPS0	TCKPS1	TGATE	—	—	_	—	_	—	TSIDL	_	TON	012C	T6CON
	0000	—	TCS	—	_	TCKPS0	TCKPS1	TGATE	_	—	_	—	—	—	TSIDL	_	TON	012E	T7CON
TMR9HLD 0132 Timer9 Holding Register (For 32-bit timer operations only)	0000							r	er8 Registe	Tim								0130	TMR8
	xxxx						ions only)	timer operat	For 32-bit	g Register	er9 Holdin	Time						0132	TMR9HLD
TMR9 0134 Timer9 Register	0000	Timer9 Register											0134	TMR9					
PR8 0136 Period Register 8	FFFF	Period Register 8										0136	PR8						
PR9 0138 Period Register 9	FFFF	Period Register 9									0138	PR9							
T8CON 013A TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 T32 — TCS —	0000	-	TCS	—	T32	TCKPS0	TCKPS1	TGATE	_	_	_	_	—	_	TSIDL	_	TON	013A	T8CON
T9CON 013C TON — TSIDL — — — — TGATE TCKPS1 TCKPS0 — — TCS —	0000	-	TCS	-	_	TCKPS0	TCKPS1	TGATE	_	_	_	_	—	—	TSIDL	_	TON	013C	T9CON

dsPIC33EPXXXGM3XX/6XX/7XX

TABLE 4-4: TIMERS REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM304/604 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	_	-		RP35R<5:0>					_	_	RP20R<5:0>					0000	
RPOR1	0682	_	—		RP37R<5:0>					—	_	RP36R<5:0>					0000	
RPOR2	0684		—		RP39R<5:0>				—	_	RP38R<5:0>					0000		
RPOR3	0686		—		RP41R<5:0>				—	_			RP40	R<5:0>			0000	
RPOR4	0688		—			RP43F	R<5:0>			—		RP42R<5:0>						0000
RPOR5	068A		—		RP49R<5:0>					—		RP48R<5:0>					0000	
RPOR6	068C		—	RP55R<5:0>				—				RP54	R<5:0>			0000		
RPOR7	068E		—		RP57R<5:0>					_	_			RP56	R<5:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	0680	_	—		RP35R<5:0>					—	_	RP20R<5:0>						0000
RPOR1	0682	_	—		RP37R<5:0>					—	_	RP36R<5:0>						0000
RPOR2	0684	_	—		RP39R<5:0>				—	_	RP38R<5:0>					0000		
RPOR3	0686	_	_		RP41R<5:0>				_	_			RP40	R<5:0>			0000	
RPOR4	0688	_	_		RP43R<5:0>				_	_			RP42I	R<5:0>			0000	
RPOR5	068A	_	_			RP49F	₹<5:0>			_	_			RP48	R<5:0>			0000
RPOR6	068C	_	_			RP55F	₹<5:0>			_	_	RP54R<5:0>				0000		
RPOR7	068E	_	_		RP57R<5:0>					_	_	RP56R<5:0>					0000	
RPOR8	0690		_	RP70R<5:0>				—	_	RP69R<5:0>					0000			
RPOR9	0692	_	_		RP97R<5:0>					_	_	_	_		_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.3.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).

Note:	To protect against misaligned stack
	accesses, W15<0> is fixed to '0' by the
	hardware.

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXXGM3XX/6XX/7XX devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.


The Software Stack Pointer always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-13 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-13. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain the Software Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a 'C' development environment

FIGURE 4-13: C.

CALL STACK FRAME



4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-66 form the basis of the addressing modes optimized to support the specific features of the individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes. NOTES:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				COFSR<6:02	>		
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown

REGISTER 11-19: RPINR25: PERIPHERAL PIN SELECT INPUT REGISTER 25

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **COFSR<6:0>:** Assign DCI Frame Sync Input (COFS) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111100 = Input tied to RPI124

•

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U3CTSR<6:0	>		
bit 15	·						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				U3RXR<6:0>			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7 bit 6-0	(see Table 1' 1111111 = I 0000001 = I 0000000 = I Unimplement U3RXR<6:00 (see Table 1'	1-2 for input pin nput tied to RP nput tied to CMI nput tied to Vss nted: Read as '	selection nur 24 P1 3 Receive (U selection nur	nbers) I3RX) to the Co		onding RPn/RPI RPn/RPIn Pin bit	
		nput tied to CM nput tied to Vss					

REGISTER 11-21: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

			(1)
REGISTER 11-42:	RPOR12: PERIPHERAL	PIN SELECT OUTPUT	REGISTER 12 ⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
-	-			RP127R	-					
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			RP126R	<5:0>					
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpleme	nted bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
bit 15-14	Unimplem	ented: Read as '	0'							
bit 13-8		:0>: Peripheral C 11-3 for periphera	•	on is Assigned to F mbers)	RP127 Outp	ut Pin bits				
bit 7-6	Unimplemented: Read as '0'									
bit 5-0	RP126R<5:0>: Peripheral Output Function is Assigned to RP126 Output Pin bits (see Table 11-3 for peripheral function numbers)									

Note 1: This register is not available on dsPIC33EPXXXGM30X/604/706 devices.

NOTES:

19.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Inter-Integrated Circuit™ (I²C™)" (DS70000195), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices contains two Inter-Integrated Circuit (I^2C) modules: I2C1 and I2C2.

The I^2C module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface. The I²C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I^2C module offers the following key features:

- I²C Interface Supporting both Master and Slave modes of Operation.
- I²C Slave mode Supports 7 and 10-Bit Addressing.
- I²C Master mode Supports 7 and 10-Bit Addressing.
- I²C Port Allows Bidirectional Transfers Between Master and Slaves.
- Serial Clock Synchronization for I²C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control).
- I²C Supports Multi-Master Operation, Detects Bus Collision and Arbitrates Accordingly.
- Intelligent Platform Management Interface (IPMI)
 Support
- System Management Bus (SMBus) Support

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices contains four UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGM3XX/6XX/7XX device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

Note: Hardware flow control using UxRTS and UxCTS is not available on all pin count devices. See the "Pin Diagrams" section for availability.


The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop Bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for All UART Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UARTx SIMPLIFIED BLOCK DIAGRAM



© 2013-2014 Microchip Technology Inc.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receive buffer and the UxRSR to the empty state
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read0 = Receive buffer is empty

Note 1: Refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) for information on enabling the UART module for transmit operation.

23.3 ADCx Control Registers

REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM1	FORM0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS
SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE ⁽²⁾
bit 7							bit 0

Legend:	C = Clearable bit	U = Unimplemented bit, read as '0'		
R = Readable bit	W = Writable bit	HS = Hardware Settable bit	HC = Hardware Clearable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	ADON: A	DCx Operating Mode bit		
		module is operating		
	0 = ADCx	is off		
bit 14	Unimpler	nented: Read as '0'		
bit 13	ADSIDL:	ADCx Stop in Idle Mode b	it	
			when device enters Idle mode	9
	0 = Contir	nues module operation in I	dle mode	
bit 12	ADDMAB	M: ADCx DMA Buffer Bui	d Mode bit	
				dule provides an address to the DMA
			address used for the non-DM	
			index of the analog input and	e provides a Scatter/Gather address to the size of the DMA buffer
bit 11		nented: Read as '0'	index of the undeg input and	
bit 10	•	0-Bit or 12-Bit ADCx Oper	ration Mode hit	
		, 1-channel ADCx operation		
		, 4-channel ADCx operation		
bit 9-8	FORM<1:	• 0>: Data Output Format b	its	
		Operation:		
			d dddd dd00 0000, where	s = .NOT.d<9>)
		tional (Dout = dddd ddd		
			sssd dddd dddd, where s	= .NOT.d<9>)
			dddd dddd)	
		t Operation: od fractional (Dout = add	d dddd dddd 0000, where	a = NOT d < 11
	•	tional (DOUT = dddd ddd		s = :NO1.u<112)
			sddd dddd dddd, where s	= .NOT.d<11>)
	•	ger (DOUT = 0000 dddd o		,
Note 1:	See Section	25.0 "Perinheral Triage	r Generator (PTG) Modulo"	for information on this selection.
NOLE 1.		120.0 Fempileiai myye		

2: Do not clear the DONE bit in software if ADCx Sample Auto-Start bit is enabled (ASAM = 1).

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGWHI(1)	0000	PWM Special Event Trigger
	or (1)	0001	PWM master time base synchronization output
	PTGWLO(1)	0010	PWM1 interrupt
		0011	PWM2 interrupt
		0100	PWM3 interrupt
		0101	PWM4 interrupt
		0110	PWM5 interrupt
		0111	OC1 Trigger Event
		1000	OC2 Trigger Event
		1001	IC1 Trigger Event
		1010	CMP1 Trigger Event
		1011	CMP2 Trigger Event
		1100	CMP3 Trigger Event
		1101	CMP4 Trigger Event
		1110	ADC conversion done interrupt
		1111	INT2 external interrupt
	PTGIRQ(1)	0000	Generate PTG Interrupt 0
		0001	Generate PTG Interrupt 1
		0010	Generate PTG Interrupt 2
		0011	Generate PTG Interrupt 3
		0100	Reserved
		•	•
			•
		1111	Reserved
	PTGTRIG ⁽²⁾	00000	PTGO0
	1 1011110	00001	PTGO1
		•	•
		•	•
		•	•
		11110	PTGO30
		11111	PTGO31

TABLE 25-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

27.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Real-Time Clock and Calendar (RTCC)" (DS70584), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module and its operation.

Some of the key features of this module are:

- · Time: Hours, Minutes and Seconds
- 24-Hour Format (military time)
- · Calendar: Weekday, Date, Month and Year
- Alarm Configurable
- Year Range: 2000 to 2099
- Leap Year Correction
- BCD Format for Compact Firmware
- · Optimized for Low-Power Operation
- User Calibration with Auto-Adjust
- Calibration Range: ±2.64 Seconds Error per Month
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC Pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.

NOTES:

32.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

32.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]




FIGURE 33-18: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-35:SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions					
SP10	FscP	Maximum SCKx Frequency		—	9	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	_	—		ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns		


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memo Product Group Pin Count Tape and Reel I Temperature Ra Package		Example: dsPIC33EP512GM710-I/PT: dsPIC33, Enhanced Performance, 512-Kbyte program memory, 100-pin, Industrial temperature, TQFP package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Family:	EP = Enhanced Performance	
Product Group:	GM7 = General Purpose plus Motor Control Family	
Pin Count:	04 = 44-pin 06 = 64-pin 10 = 100/124-pin	
Temperature Range:	$ \begin{array}{rcl} & = & -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial)} \\ \text{E} & = & -40^{\circ}\text{C to } +125^{\circ}\text{C (Extended)} \end{array} $	
Package:	BG= Plastic Thin Profile Ball Grid Array - (121-pin) 10x10 mm body (TFBGA)ML= Plastic Quad, No Lead Package - (44-pin) 8x8 mm body (QFN)MR= Plastic Quad, No Lead Package - (64-pin) 9x9 mm body (QFN)PT= Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP)PT= Plastic Thin Quad Flatpack - (64-pin) 10x10 mm body (TQFP)PT= Thin Quad Flatpack - (100-pin) 12x12x1 mm body (TQFP)PF= Thin Quad Flatpack - (100-pin) 14x14x1 mm body (TQFP)	