

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm310t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IADLL	<b>-</b> -J.																	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140		—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	-	_	—	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144	Input Capture 1 Buffer Register													xxxx			
IC1TMR	0146		Input Capture 1 Timer Register 0000												0000			
IC2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	_	-	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								Input Cap	ture 2 Buff	er Register							xxxx
IC2TMR	014E								Input Cap	ture 2 Tim	er Register							0000
IC3CON1	0150	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	-	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Cap	ture 3 Buff	er Register							xxxx
IC3TMR	0156								Input Cap	ture 3 Tim	er Register							0000
IC4CON1	0158		—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A		—	—	—	—	—		IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C								Input Cap	ture 4 Buff	er Register							xxxx
IC4TMR	015E								Input Cap	ture 4 Tim	er Register							0000
IC5CON1	0160	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	—	—	—	—	—	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164								Input Cap	ture 5 Buff	er Register							xxxx
IC5TMR	0166								Input Cap	ture 5 Tim	er Register							0000
IC6CON1	0168	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	_	_	-	_	—	_	—	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C								Input Cap	ture 6 Buff	er Register							xxxx
IC6TMR	016E			_					Input Cap	ture 6 Tim	er Register	-	-		-			0000
IC7CON1	0170	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	_	—	—	—	—	—	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174								Input Cap	ture 7 Buff	er Register							xxxx
IC7TMR	0176								Input Cap	ture 7 Tim	er Register							0000
IC8CON1	0178			ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8CON2	017A	_	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8BUF	017C	Input Capture 8 Buffer Register												xxxx				
IC8TMR	017E								Input Cap	ture 8 Tim	er Register							0000

#### TABLE 4-5: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 8 REGISTER MAP

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### REGISTER 5-2: NVMADRU: NONVOLATILE MEMORY UPPER ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—		_		—
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMADR	U<23:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADRU<23:16>:** Nonvolatile Memory Upper Write Address bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

#### REGISTER 5-3: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

'1' = Bit is set

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
1017 A					1010 A		1010 A
			NVMA	DR<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	mented bit. read	l as '0'	

bit 15-0 **NVMADR<15:0>:** Nonvolatile Memory Lower Write Address bits Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			TUN	<b>\&lt;5:0&gt;</b>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as 'o	)'				
bit 5-0	<b>TUN&lt;5:0&gt;:</b> FI	RC Oscillator T	uning bits				
	111111 <b>= Ce</b>	nter frequency	- 0.047%				
	•						
	•						
	100001 <b>= Ce</b>	nter frequency	- 1.453%				
	100000 = Ce	nter frequency	– 1.5% (7.35	5 MHz)			
	011111 = Ce	nter frequency	+ 1.5% (7.38	5 MHz)			
	•	mer frequency	+ 1.433%				
	•						
	•						
	000001 = Ce	nter frequency	+ 0.047%				
	000000 = Ce	nter frequency	(7.3728 MHz	nominai)			

## **REGISTER 9-4:** OSCTUN: FRC OSCILLATOR TUNING REGISTER<sup>(1)</sup>



## 11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code or a complete redesign may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

#### 11.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

#### 11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs. In comparison, some digital only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include  $I^2C^{TM}$ and the PWM. A similar requirement excludes all modules with analog inputs, such as the A/D Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

#### 11.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15						•	bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				OCFAR<6:0	>		
bit 7	·						bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-0	OCFAR<6:0> (see Table 11	: Assign Outpu -2 for input pin	ut Compare Fa	ault A (OCFA) nbers)	to the Correspon	nding RPn Pin	bits
	1111100 <b>= lr</b>	put tied to RPI	124				
	•						
	•						
	•						

#### REGISTER 11-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

## 14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Input Capture" (DS70000352), which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGM3XX/6XX/7XX devices support up to eight input capture channels.

Key features of the input capture module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter



#### FIGURE 14-1: INPUT CAPTURE x MODULE BLOCK DIAGRAM

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL <sup>(1)</sup>	CLMOD				
bit 15							bit 8				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0				
FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL <sup>(1)</sup>	FLTMOD1	FLTMOD0				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	<b>IFLTMOD:</b> Inc 1 = Independ 0 = Independ	dependent Fau dent Fault mode	It Mode Enabled	le bit							
bit 14-10	<pre>1 = Independent Fault mode is enabled 0 = Independent Fault mode is disabled CLSRC&lt;4:0&gt;: Current-Limit Control Signal Source Select for the PWMx Generator # bits 11111 = Fault 32 11110 = Reserved 01100 = Op Amp/Comparator 5 01011 = Comparator 4 01010 = Op Amp/Comparator 3 01001 = Op Amp/Comparator 2 01000 = Op Amp/Comparator 1 00111 = Fault 8 00110 = Fault 7 00101 = Fault 6 00100 = Fault 5 00011 = Fault 4 00010 = Fault 3 00001 = Fault 1</pre>										
bit 9	<b>CLPOL:</b> Curr 1 = The selec 0 = The selec	ent-Limit Polari ted current-lim ted current-lim	ity for PWMx ( it source is ac it source is ac	Generator # bit tive-low tive-high	<sub>(</sub> (1)						
bit 8	CLMOD: Cur 1 = Current-L 0 = Current-L	rent-Limit Mode imit mode is er imit mode is dis	e Enable for P nabled sabled	WMx Generat	or # bit						

### REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER

**Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

### REGISTER 16-25: PWMCAPx: PWMx PRIMARY TIME BASE CAPTURE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PWMCAPx<15:8> <sup>(1,2)</sup>												
bit 15	it 15 bit 8											
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PWMCAPx<7:0> <sup>(1,2)</sup>												
bit 7							bit 0					
Legend:												
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
-n = Value at P	OR	'1' = Bit is set	:	'0' = Bit is clea	ired	x = Bit is unkn	iown					

bit 15-0 **PWMCAPx<15:0>:** PWMx Captured Time Base Value bits<sup>(1,2)</sup>

The value in this register represents the captured PWMx time base value when a leading edge is detected on the current-limit input.

Note 1: The capture feature is only available on a primary output (PWMxH).

2: This feature is active only after LEB processing on the current-limit input signal is complete.

NOTES:

## REGISTER 17-17: INTxTMRH: INTERVAL TIMERx HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
INTTMR<31:24>												
bit 8												
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
INTTMR<23:16>												
bit 7							bit 0					
Legend:												
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'												
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					

bit 15-0 INTTMR<31:16>: High Word Used to Form 32-Bit Interval Timerx Register (INTxTMR) bits

#### REGISTER 17-18: INTxTMRL: INTERVAL TIMERx LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
INTTMR<15:8>												
bit 15	bit 15 bit 8											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
INTTMR<7:0>												
bit 7							bit 0					
Legend:												
R = Readable I	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
-n = Value at P	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown											

bit 15-0 INTTMR<15:0>: Low Word Used to Form 32-Bit Interval Timerx Register (INTxTMR) bits

# dsPIC33EPXXXGM3XX/6XX/7XX

FIGURE 19-1: I2Cx BLOCK DIAGRAM (X = 1 OR 2)



#### BUFFER 21-7: CANx MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
Byte 7<15:8>												
bit 15	bit 8											
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
			Byte	6<7:0>								
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'						
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown												

bit 15-8 Byte 7<15:8>: CANx Message Byte 7

bit 7-0 Byte 6<7:0>: CANx Message Byte 6

#### BUFFER 21-8: CANx MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	FILHIT<4:0> <sup>(1)</sup>				
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7 bit (								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	FILHIT<4:0>: Filter Hit Code bits <sup>(1)</sup>
	Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

**Note 1:** Only written by module for receive buffers, unused for transmit buffers.

## 23.3 ADCx Control Registers

### REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM	—	AD12B	FORM1	FORM0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 HC HS	R/C-0 HC HS

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS
SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE <sup>(2)</sup>
bit 7							bit 0

Legend:	C = Clearable bit	U = Unimplemented bit, read as '0'			
R = Readable bit	W = Writable bit	HS = Hardware Settable bit	HC = Hardware Clearable bit		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	ADON: AD	OCx Operating Mode bit		
	1 = ADCx	module is operating		
	0 = ADCx	IS Off		
bit 14	Unimplem	ented: Read as '0'		
bit 13	ADSIDL: A	ADCx Stop in Idle Mode I	bit	
	1 = Discon 0 = Contin	tinues module operation ues module operation in	when device enters Idle mode	)
bit 12	ADDMABI	M: ADCx DMA Buffer Bu	ild Mode bit	
	1 = DMA chann 0 = DMA   the DM	buffers are written in the el that is the same as the buffers are written in Sca MA channel based on the	e order of conversion; the mo e address used for the non-DM atter/Gather mode; the module	dule provides an address to the DMA A stand-alone buffer provides a Scatter/Gather address to the size of the DMA buffer
bit 11	Unimplem	ented: Read as '0'		
bit 10	AD12B: 10	)-Bit or 12-Bit ADCx Ope	eration Mode bit	
	1 = 12-bit,	1-channel ADCx operati	on	
	0 = 10-bit,	4-channel ADCx operati	on	
bit 9-8	FORM<1:0	<b>)&gt;:</b> Data Output Format I	oits	
	For 10-Bit	Operation:		
	11 = Signe	ed fractional (DOUT = sdo	d ddd dd00 0000, where	s = .NOT.d<9>)
	10 = Fract	Ional (DOUT = dddd ddd	id dd00 0000)	- NOT $d<0>$
	01 = Signe 00 = Intege	er (Dout = 0000 00dd	dddd dddd)	
	For 12-Bit	Operation:	,	
	11 = Signe	ed fractional (DOUT = sdo	ld dddd dddd 0000, where	s = .NOT.d<11>)
	10 = Fract	ional (DOUT = dddd ddd	ld dddd 0000)	
	01 = Signe	er (Dout = 0000 dada	sada dddd dddd, Where s	= .NU1.a<11>)
	oo – meg		uuu uuu	
Note 1:	See Section	25.0 "Peripheral Trigge	er Generator (PTG) Module"	for information on this selection.

2: Do not clear the DONE bit in software if ADCx Sample Auto-Start bit is enabled (ASAM = 1).

# **REGISTER 23-7:** ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH<sup>(2)</sup> (CONTINUED)

bit 4	<b>CSS20:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 3	<b>CSS19:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 2	<b>CSS18:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 1	<b>CSS17:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan
bit 0	<b>CSS16:</b> ADCx Input Scan Selection bit 1 = Selects ANx for input scan 0 = Skips ANx for input scan

- **Note 1:** If the op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
  - 2: All bits in this register can be selected by the user application. However, inputs selected for scan without a corresponding input on the device convert VREFL.

PTG Output Number	PTG Output Description
PTGO0	Trigger/Synchronization Source for OC1
PTGO1	Trigger/Synchronization Source for OC2
PTGO2	Trigger/Synchronization Source for OC3
PTGO3	Trigger/Synchronization Source for OC4
PTGO4	Clock Source for OC1
PTGO5	Clock Source for OC2
PTGO6	Clock Source for OC3
PTGO7	Clock Source for OC4
PTGO8	Trigger/Synchronization Source for IC1
PTGO9	Trigger/Synchronization Source for IC2
PTGO10	Trigger/Synchronization Source for IC3
PTGO11	Trigger/Synchronization Source for IC4
PTGO12	Sample Trigger for ADC
PTGO13	Sample Trigger for ADC
PTGO14	Sample Trigger for ADC
PTGO15	Sample Trigger for ADC
PTGO16	PWM Time Base Synchronous Source for PWM
PTGO17	PWM Time Base Synchronous Source for PWM
PTGO18	Mask Input Select for Op Amp/Comparator
PTGO19	Mask Input Select for Op Amp/Comparator
PTGO20	Reserved
PTGO21	Reserved
PTGO22	Reserved
PTGO23	Reserved
PTGO24	Reserved
PTGO25	Reserved
PTGO26	Reserved
PTGO27	Reserved
PTGO28	Reserved
PTGO29	Reserved
PTGO30	PTG Output to PPS Input Selection
PTGO31	PTG Output to PPS Input Selection

## TABLE 25-2: PTG OUTPUT DESCRIPTIONS

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws – 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit15,Expr	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
		GOTO.L	Wn	Go to indirect (long address)	1	4	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

#### TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

# TABLE 33-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHA		rics	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
			Operating ter	mperatur	e -40° -40°	$C \le TA \le C \le $	+85°C for Industrial
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	25	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—			ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	_		ns	See Parameter DO31 <b>(Note 4)</b>
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 <b>(Note 4)</b>
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 <b>(Note 4)</b>
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15	_	_	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	-	—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	_	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	_	—	ns	(Note 4)

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.







#### 35.2 Package Details

#### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Lead Pitch	е	0.80 BSC		
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad



Microchip Technology Drawing C04-149C Sheet 1 of 2