

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm604t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 4-6: DATA MEMORY MAP FOR 256-KBYTE DEVICES

4.3 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000								W0 (WF	REG)								xxxx
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	8000								W4									xxxx
W5	000A								W5									xxxx
W6	000C								W6									xxxx
W7	000E								W7									xxxx
W8	0010								W8									xxxx
W9	0012								W9									xxxx
W10	0014								W10)								xxxx
W11	0016								W11									xxxx
W12	0018								W12	2								xxxx
W13	001A								W13	}								xxxx
W14	001C								W14	ļ								xxxx
W15	001E								W15	5								xxxx
SPLIM	0020								SPLI	М								0000
ACCAL	0022								ACCA	AL.								0000
ACCAH	0024								ACCA	λH								0000
ACCAU	0026			Si	gn Extensio	n of ACCA<	:39>						AC	CAU				0000
ACCBL	0028								ACCE	BL								0000
ACCBH	002A								ACCE	зн								0000
ACCBU	002C			Si	gn Extensio	n of ACCB<	:39>						AC	CBU				0000
PCL	002E		_				Pr	ogram Cour	nter Low Wo	ord Register	_						—	0000
PCH	0030	_	—	—	—	_	_	—	_	_		Pr	ogram Co	unter High V	Vord Regist	er		0000
DSRPAG	0032	_	_	_	_	_	_				Data S	pace Read	l Page Reg	gister				0001
DSWPAG	0034	_	_	_	_	_	_	_			[Data Space	Write Pag	ge Register				0001
RCOUNT	0036							REPH	EAT LOOP CO	ount Registe	er							0000
DCOUNT	0038								DCOUNT	<15:0>								0000
DOSTARTL	003A							DOS	TARTL<15:	1>							—	0000
DOSTARTH	003C	—	—	_	_		_	_	_	—	_			DOSTAF	RTH<5:0>			0000
DOENDL	003E							DO	ENDL<15:1	>		-					—	0000
DOENDH	0040			_										DOEND	0H<5:0>			0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000689D-page 46

TABLE 4-25: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾ (CONTINUED)

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF11EID	046E								E	ID<15:0>								xxxx
C1RXF12SID	0470	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16	xxxx
C1RXF12EID	0472								E	ID<15:0>								xxxx
C1RXF13SID	0474	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	—	EID17	EID16	xxxx
C1RXF13EID	0476								E	ID<15:0>						_		xxxx
C1RXF14SID	0478	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF14EID	047A								E	ID<15:0>						_		xxxx
C1RXF15SID	047C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	—	EID17	EID16	xxxx
C1RXF15EID	047E								E	ID<15:0>								xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are not present on dsPIC33EPXXXGM3XX devices.

TABLE 4-26: CAN2 REGISTER MAP WHEN WIN (C1CTRL<0>) = 0 OR 1 FOR dsPIC33EPXXXGM60X/7XX DEVICES⁽¹⁾

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C2CTRL1	0500	_	—	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0	OPMODE2	OPMODE1	OPMODE0	_	CANCAP	_	_	WIN	0480
C2CTRL2	0502	_	—	—	_	_	_	—	—	—	—	—			DNCNT<4:0>			0000
C2VEC	0504	_	_	_	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	_	ICODE6	ICODE5	ICODE4	ICODE3	ICODE2	ICODE1	ICODE0	0040
C2FCTRL	0506	DMABS2	DMABS1	DMABS0	_	_		_	_	_	_	_	FSA4	FSA3	FSA2	FSA1	FSA0	0000
C2FIFO	0508	_	_	FBP5	FBP4	FBP3	FBP2	FBP1	FBP0	—	_	FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0	0000
C2INTF	050A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF	0000
C2INTE	050C	_	_	—	—	_	-	—	—	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C2EC	050E	TERRCNT7	TERRCNT6	TERRCNT5	TERRCNT4	TERRCNT3	TERRCNT2	TERRCNT1	TERRCNT0	RERRCNT7	RERRCNT6	RERRCNT5	RERRCNT4	RERRCNT3	RERRCNT2	RERRCNT1	RERRCNT0	0000
C2CFG1	0510	_	_	_	—	_	-	—	—	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000
C2CFG2	0512	—	WAKFIL	—	—	-	SEG2PH2	SEG2PH1	SEG2PH0	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0000
C2FEN1	0514								FLTE	N<15:0>								FFFF
C2FMSKSEL1	0518	F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0	F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0	0000
C2FMSKSEL2	051A	F15MSK1	F15MSK0	F14MSK1	F14MSK0	F13MSK1	F13MSK0	F12MSK1	F12MSK0	F11MSK1	F11MSK0	F10MSK1	F10MSK0	F9MSK1	F9MSK0	F8MSK1	F8MSK0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers are not present on dsPIC33EPXXXGM3XX devices.

TABLE 4-42: CTMU REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	—	—	—	—		—	_	_	0000
CTMUCON2	033C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0		_	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	_	_	_	_	_	_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-43: JTAG INTERFACE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
JDATAH	0FF0		_	_	_						JDATAH	<27:16>						xxxx
JDATAL	0FF2								JDATAI	_<15:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-44: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm Va	lue Register W	/indow Based	on ALRMF	PTR<1:0>							xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC V	alue Register \	Window Based	on RTCP	TR<1:0>							xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-29). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGM3XX/6XX/7XX devices support virtual (internal) connections to the output of the op amp/comparator module (see Figure 26-1 in Section 26.0 "Op Amp/Comparator Module") and the PTG module (see Section 25.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXGM3XX/6XX/7XX devices support virtual connections to the filtered QEIx module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module").

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEIx module allows peripherals to be connected to the QEIx digital filter input. To utilize this filter, the QEIx module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEIx digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43

RPINR15 = 0x2500; RPINR7 = 0x009;	/* /*	Connect Connect	the the	QEI IC1	1 HOME: input	l input to the	to RP37 digital	(pin 43 filter) */ on th	e FHOME1	input	*/
QEI1IOC = 0x4000; QEI1CON = 0x8000;	/* /*	Enable t Enable t	the Q the Q	2EI 2EI	digita: module	l filte: */	r */					

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				HOME2R<6:0	>		
bit 15	·						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INDX2R<6:02	>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-8	HOME2R<6 (see Table 1	:0>: Assign QE	I2 HOME (HC selection nur	OME2) to the Co mbers)	orresponding I	RPn Pin bits	
	1111100 =	Input tied to RPI	1124				
	•						
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss	8				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	IND2XR<6:	0>: Assign QEI2	INDEX (IND	X2) to the Corre	esponding RP	n Pin bits	
	1111100 =	Input tied to RP	1124	inders)			
	•						
	•						
	•		54				
	0000001 =	Input tied to CM	P1				
	0000000 -	input tied to VSS	2				

REGISTER 11-13: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				C2RXR<6:0>	>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				C1RXR<6:0>	>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-8	C2RXR<6:0 (see Table 1	 Assign CAN2 1-2 for input pin 	RX Input (C selection nur	2RX) to the Cor mbers)	responding R	Pn Pin bits	
	1111100 =	nput tied to RP	124				
	•						
	•						
	0000001 =	nput tied to CM	P1				
	0000000 =	nput tied to Vss	8				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0	C1RXR<6:0	>: Assign CAN1	RX Input (C	1RX) to the Cor	responding R	Pn Pin bits	
	(see Table 1	1-2 for input pin	selection nur	mbers)			
	1111100 =	nput tied to RP	124				
	•						
	•						
	0000001 =	nput tied to CM	P1				
	0000000 =	nput tied to Vss	3				

REGISTER 11-20: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

Note 1: This register is not available on dsPIC33EPXXXGM3XX devices.

NOTES:

20.2 UART Control Registers

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0							
UARTEN	(1)	USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0							
bit 15							bit 8							
R/W-0, H	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL							
bit 7							bit 0							
Legend:		HC = Hardwar	re Clearable bit											
R = Reada	ble bit	W = Writable I	oit	U = Unimpler	mented bit, rea	id as '0'								
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown							
bit 15	UARTEN: U/ 1 = UARTx i 0 = UARTx i is minim	ARTx Enable bit s enabled; all U s disabled; all L al	(1) ARTx pins are o JARTx pins are	controlled by U controlled by I	ARTx as defin PORT latches;	ed by UEN<1 UARTx powe	:0> er consumption							
bit 14	Unimplemer	nted: Read as 'd)'											
bit 13	USIDL: UAR	Tx Stop in Idle N	Mode bit											
	1 = Disconti 0 = Continue	 USIDL: UARTx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ 												
bit 12	IREN: IrDA [®] 1 = IrDA end 0 = IrDA end	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode IREN: IrDA[®] Encoder and Decoder Enable bit⁽²⁾ 1 = IrDA encoder and decoder are enabled 0 = IrDA encoder and decoder are disabled 												
bit 11	$\mathbf{RTSMD:} Moo$ $1 = \overline{\mathbf{UxRTS}}$ $0 = \overline{\mathbf{UxRTS}}$	de Selection for pin is in Simplex pin is in Flow Co	UxRTS Pin bit mode ontrol mode											
bit 10	Unimplemer	nted: Read as 'o)'											
bit 9-8	UEN<1:0>:	JARTx Pin Enat	ole bits											
	11 = UxTX, U 10 = UxTX, U 01 = UxTX, U 00 = UxTX a PORT I	JxRX and BCLK JxRX, UxCTS a JxRX and UxRT Ind UxRX pins a atches	x p <u>ins are</u> enab nd UxRTS pins S pins are enab are enabled and	led and used; are enabled a led and <u>used;</u> used; UxCTS	UxCTS pin is c nd used ⁽⁴⁾ UxCTS pin is c and UxRTS/E	ontrolled by P ontrolled by P SCLKx pins ar	ORT latches ⁽³⁾ ORT latches ⁽⁴⁾ e controlled by							
bit 7	WAKE: Wake	e-up on Start bit	Detect During	Sleep Mode Er	nable bit									
	1 = UARTx o in hardw 0 = No wake	continues to san are on the follov e-up is enabled	nple the UxRX p wing rising edge	in, interrupt is	generated on t	he falling edge	e; bit is cleared							
bit 6	LPBACK: U	ARTx Loopback	Mode Select bi	t										
	1 = Enables	Loopback mode	е											
	0 = Loopbac	k mode is disab	led											
Note 1: 2:	Refer to the <i>"dsPl</i> e (UART) " (DS7000 This feature is onl	C33/PIC24 Fam. 00582) for inform ly available for t	<i>ily Reference Ma</i> nation on enablir he 16x BRG mo	anual", " Unive ng the UART m ode (BRGH = 0	rsal Asynchro nodule for recei	nous Receive ve or transmit	er Transmitter operation.							
3:	This feature is on	ly available on 4	4-pin and 64-pi	n devices.										

4: This feature is only available on 64-pin devices.

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Charge Time Measurement Unit (CTMU)" (DS70661), which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- · Four edge input trigger sources
- · Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- · Precise time measurement resolution of 1 ns
- Accurate current source suitable for capacitive measurement
- On-chip temperature measurement using a built-in diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 and CTMUCON2 enable the module and control edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

R/W-0	R/W-0	R/W-0	R/W-0	U	-0	R/W-0	R/W-0	R/W-0
VCFG2 ⁽¹⁾	VCFG1	¹⁾ VCFG0 ⁽¹⁾	OFFCAL	-	_	CSCNA	CHPS1	CHPS0
bit 15								bit 8
R-0	R/W-0	R/W-0	R/W-0	R/V	V-0	R/W-0	R/W-0	R/W-0
BUFS	SMPI4	SMPI3	SMPI2	SM	PI1	SMPI0	BUFM	ALTS
bit 7								bit 0
Legend: R = Readable	bit	W = Writable bi		U = U	nimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set	•	'0' = B	it is cle	ared	x = Bit is unk	nown
bit 15-13	VCFG<2:	0>: Converter Voltag	e Reference	Configu	uration	bits ⁽¹⁾		
	Value	VREFH	VREFL					
	000	Avdd	Avss					
	001	External VREF+(2)	Avss					
	010	Avdd	External VR	2EF-(2)				
	011	External VREF+(2)	External VR	_{REF-} (2)				
	1xx	Avdd	Avss					
bit 12	OFFCAL:	Offset Calibration N	ode Select b	it				

NO. ADCY CONTROL DECISTED

1 = + and – inputs of channel Sample-and-Hold are connected to AVss

0 = + and – inputs of channel Sample-and-Hold are normal

- bit 11 Unimplemented: Read as '0'
- bit 10 **CSCNA:** Input Scan Select bit
 - 1 = Scans inputs for CH0+ during Sample MUXA

0 = Does not scan inputs

bit 9-8 CHPS<1:0>: Channel Select bits

In 12-Bit Mode (AD12B = 1), CHPS<1:0> Bits are Unimplemented and are Read as '00':

- 1x = Converts CH0, CH1, CH2 and CH3
- 01 = Converts CH0 and CH1
- 00 = Converts CH0
- bit 7 **BUFS:** Buffer Fill Status bit (only valid when BUFM = 1)
 - 1 = ADCx is currently filling the second half of the buffer; the user application should access data in the first half of the buffer
 - 0 = ADCx is currently filling the first half of the buffer; the user application should access data in the second half of the buffer
- **Note 1:** The '001', '010' and '011' bit combinations for VCFG<2:0> are not applicable on ADC2.
 - 2: ADC2 does not support external VREF± inputs.

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGWHI(1)	0000	PWM Special Event Trigger
	or (1)	0001	PWM master time base synchronization output
	PTGWLO("	0010	PWM1 interrupt
		0011	PWM2 interrupt
		0100	PWM3 interrupt
		0101	PWM4 interrupt
		0110	PWM5 interrupt
		0111	OC1 Trigger Event
		1000	OC2 Trigger Event
		1001	IC1 Trigger Event
		1010	CMP1 Trigger Event
		1011	CMP2 Trigger Event
		1100	CMP3 Trigger Event
		1101	CMP4 Trigger Event
		1110	ADC conversion done interrupt
		1111	INT2 external interrupt
	PTGIRQ(1)	0000	Generate PTG Interrupt 0
		0001	Generate PTG Interrupt 1
		0010	Generate PTG Interrupt 2
		0011	Generate PTG Interrupt 3
		0100	Reserved
		•	•
		•	•
		1111	Reserved
	PTGTRIG ⁽²⁾	00000	PTGO0
		00001	PTGO1
		•	•
		•	•
		•	
		11110	PTGO30
		11111	PTGO31

TABLE 25-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

26.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that are available in the dsPIC33EPXXXGM3XX/6XX/7XX devices. Configuration A (see Figure 26-5) takes advantage of the internal connection to the ADCx module to route the output of the op amp directly to the ADCx for measurement. Configuration B (see Figure 26-6) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 33-53 in **Section 33.0 "Electrical Characteristics"** describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

26.1.1 OP AMP CONFIGURATION A

Figure 26-5 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADCx. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADCx module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADCx internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 33-52 in Section 33.0 "Electrical Characteristics" for the typical value of RINT1. Table 33-57 and Table 33-58 in Section 33.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADCx module in this configuration. Figure 26-5 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.



FIGURE 26-5: OP AMP CONFIGURATION A

Note 1: See Table 33-56 for the Typical value.

- 2: See Table 33-52 for the Minimum value for the feedback resistor.
- 3: See Table 33-59 and Table 33-60 for the Minimum Sample Time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTEN15	PTEN14		PTEN<13:8>							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		PTEN	 <7:2>			PTEN	I <1:0>			
bit 7							bit 0			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	at Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				
bit 15	PTEN15: PM	1CS2 Strobe En	able bit							
	1 = PMA15 f	unctions as eith	er PMA<15> c	or PMCS2						
	0 = PMA15 f	unctions as port	t I/O							
bit 14	PTEN14: PM	ICS1 Strobe En	able bit							
	1 = PMA14 f	unctions as eith	er PMA<14> c	or PMCS1						
	0 = PMA14 f	unctions as port	t I/O							
bit 13-2	PTEN<13:2>	PMP Address	Port Enable b	oits						
	1 = PMA<13 0 = PMA<13	:2> function as :2> function as	PMP address port I/Os	lines						
bit 1-0	PTEN<1:0>:	PMALH/PMALI	L Strobe Enabl	le bits						

1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL

REGISTER 28-4: PMAEN: PARALLEL MASTER PORT ADDRESS ENABLE REGISTER⁽¹⁾

Note 1: This register is not available on 44-pin devices.

0 = PMA1 and PMA0 function as port I/Os

© 2013-2014 Microchip Technology Inc.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0	
IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F	
bit 15							bit 8	
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1	
OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	
bit 7							bit 0	
Legend:		HS = Hardwar	re Settable bit					
R = Readab	le bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value a	t Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	= Bit is unknown	
bit 15	IBF: Input Bu	ffer Full Status	bit					
	1 = All writabl	e Input Buffer r	egisters are fu	II				
	0 = Some or a	all of the writabl	le Input Buffer	registers are er	mpty			
bit 14	IBOV: Input E	Buffer Overflow	Status bit	1				
	1 = A write at 0 = No overflo	tempt to a full li	nput Byte regis	ster occurred (n	nust be cleared	i in soπware)		
bit 13-12	Unimplemen	ted: Read as ')'					
bit 11-8	IB3F:IB0F: Input Buffer x Status Full bit							
	1 = Input Buff	fer x contains da	ata that has no	t been read (re	ading buffer wi	ill clear this bit))	
	0 = Input Buff	fer x does not c	ontain any unr	ead data	0	,		
bit 7	OBE: Output Buffer Empty Status bit							
	1 = All readat	ole Output Buffe	er registers are	empty				
	0 = Some or a	all of the readat	ole Output Buff	fer registers are	e full			
bit 6	OBUF: Outpu	ut Buffer Underf	low Status bit					
	1 = A read oc	curred from an	empty Output	Byte register (r	nust be cleared	d in software)		

REGISTER 28-5: PMSTAT: PARALLEL MASTER PORT STATUS REGISTER (SLAVE MODE ONLY)⁽¹⁾

	0 = No underflow occurred
bit 5-4	Unimplemented: Read as '0'

- bit 3-0 **OB3E:OB0E:** Output Buffer x Status Empty bit
 - 1 = Output Buffer x is empty (writing data to the buffer will clear this bit)
 - 0 = Output Buffer x contains data that has not been transmitted

Note 1: This register is not available on 44-pin devices.

30.6 JTAG Interface

dsPIC33EPXXXGM3XX/6XX/7XX devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:	Refer to the	"dsPIC33/PI	C24	Family
	Reference Mar	nual", " Progr a	ammir	ng and
	Diagnostics"	(DS70608)	for	further
	information on	usage, confi	guratio	on and
	operation of the	e JTAG interfa	ace.	

30.7 In-Circuit Serial Programming

The dsPIC33EPXXXGM3XX/6XX/7XX devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

30.8 In-Circuit Debugger

When MPLAB[®] ICD 3 or the REAL ICE[™] in-circuit emulator is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB X IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

30.9 Code Protection and CodeGuard™ Security

The dsPIC33EPXXXGM3XX/6XX/7XX devices offer basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note: Refer to the "dsPIC33/PIC24 Family Reference Manual", "CodeGuard™ Security" (DS70634) for further information on usage, configuration and operation of CodeGuard Security.

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽¹⁾	_		0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}, -40^{\circ}\text{C} \le Ta \le +85^{\circ}\text{C},$ $IOL \le 5 \text{ mA}, +85^{\circ}\text{C} < Ta \le +125^{\circ}\text{C}$	
		Output Low Voltage 8x Sink Driver Pins ⁽²⁾	_		0.4	V		
DO20 \	Vон	Output High Voltage 4x Source Driver Pins ⁽¹⁾	2.4		_	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
		Output High Voltage 8x Source Driver Pins ⁽²⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
DO20A	Von1	OH1 Output High Voltage 4x Source Driver Pins ⁽¹⁾	1.5		_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
			2.0	_	_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
			3.0	_	_		$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
		Output High Voltage	1.5	_	_	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
			2.0	_	—		$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
			3.0	_	—		$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	

TABLE 33-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For 44-pin devices: RA3, RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1 and RC<9:3>
 For 64-pin devices: RA4, RA7, RA<10:9>, RB7, RB<15:9>, RC1, RC<9:3>, RC15 and RG<8:7>
 For 100-pin devices: RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1, RC<9:3>, RC15, RD<3:1> and RG<8:6>

TABLE 33-12: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standa (unless Operati	rd Opera otherw ng temp	ating Co rise state erature	pnditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Param No. Symbol Characteristic		Min. ⁽¹⁾	Тур.	Max.	Units	Conditions	
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.7		2.95	V	V _{DD} (Note 2, Note 3)	
PO10	VPOR	POR Event on VDD Transition High-to-Low	1.75	_	1.95	V	(Note 2)	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The VBOR specification is relative to VDD.

3: The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized.

TABLE 33-53: OP AMP/COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions (see Note 2): 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param.	Symbol	Characteristic	Min. Typ. Max. Units Condition				
VR310	TSET	Settling Time		1	10	μS	(Note 1)

Note 1: Settling time is measured while CVRR = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

TABLE 33-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristics	aracteristics Min. Typ. Max. Units Cond							
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb				
VRD311	CVRAA	Absolute Accuracy of Internal DAC Input to Comparators	—	—	±25	mV	AVDD = CVRSRC = 3.3V			
VRD312	CVRAA1	Absolute Accuracy of CVREFXO pins	_	—	+75/-25	mV	AVDD = CVRSRC = 3.3V			
VRD313	CVRSRC	Input Reference Voltage	0	—	AVDD + 0.3	V				
VRD314	CVRout	Buffer Output Resistance	—	1.5k	—	Ω				
VRD315	CVCL	Permissible Capacitive Load (CVREFxO pins)	—	—	25	pF				
VRD316	IOCVR	Permissible Current Output (CVREFxO pins)	_	—	1	mA				
VRD317	Ion	Current Consumed When Module is Enabled	—	—	500	μA	AVDD = 3.6V			
VRD318	IOFF	Current Consumed When Module is Disabled	—	_	1	nA	AVDD = 3.6V			

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

NOTES: