

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-·XE

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 30x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm706-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-42: CTMU REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON1	033A	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG		—		-	_	—	-	-	0000
CTMUCON2	2 033C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	-	—	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0		-			_	—			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-43: JTAG INTERFACE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
JDATAH	0FF0	—	_	_	_		JDATAH<27:16>						xxxx					
JDATAL	0FF2						JDATAL<15:0>						0000					

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-44: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620		Alarm Value Register Window Based on ALRMPTR<1:0>										xxxx					
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624		RTCC Value Register Window Based on RTCPTR<1:0> xx								xxxx							
RCFGCAL	0626	RTCEN	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 5-6: NVMSRCADRL: NONVOLATILE DATA MEMORY LOWER ADDRESS REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMSRC	ADRL<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	r-0
		NVI	MSRCADRL<	<7:1>			0
bit 7							bit 0
Legend:		r = Reserved	bit				
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-1 NVMSRCADRL<15:1>: Nonvolatile Data Memory Lower Address bits

bit 0 Reserved: Maintain as '0'

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
PWM Sync Input 1	SYNCI1	RPINR37	SYNCI1R<6:0>
PWM Dead-Time Compensation 1	DTCMP1	RPINR38	DTCMP1R<6:0>
PWM Dead-Time Compensation 2	DTCMP2	RPINR39	DTCMP2R<6:0>
PWM Dead-Time Compensation 3	DTCMP3	RPINR39	DTCMP3R<6:0>
PWM Dead-Time Compensation 4	DTCMP4	RPINR40	DTCMP4R<6:0>
PWM Dead-Time Compensation 5	DTCMP5	RPINR40	DTCMP5R<6:0>
PWM Dead-Time Compensation 6	DTCMP6	RPINR41	DTCMP6R<6:0>

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) (CONTINUED)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input is available on dsPIC33EPXXXGM6XX/7XX devices only.

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS70362), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running, interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit settings for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMEF	MODE SETTINGS
-------------------	---------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	x
Gated Timer	0	1	х
Synchronous Counter	1	x	1
Asynchronous Counter	1	x	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



© 2013-2014 Microchip Technology Inc.

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32 ⁽¹⁾
bit 15							bit 8

R/W-0	R/W/HS-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾		SYNCSEL4(4)	SYNCSEL3(4)	SYNCSEL2(4)	SYNCSEL1(4)	SYNCSEL0(4)
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 15-9	Unimplemented: Read as '0'
----------	----------------------------

- bit 8 IC32: Input Capture x 32-Bit Timer Mode Select bit (Cascade mode)⁽¹⁾
 - 1 = Odd ICx and Even ICx form a single 32-bit input capture module
 0 = Cascade module operation is disabled
- bit 7 ICTRIG: Input Capture x Trigger Operation Select bit⁽²⁾
 - 1 = Input source is used to trigger the input capture timer (Trigger mode)
 - Input source is used to synchronize the input capture timer to the timer of another module (Synchronization mode)

bit 6 TRIGSTAT: Timer Trigger Status bit⁽³⁾

- 1 = ICxTMR has been triggered and is running
- 0 = ICxTMR has not been triggered and is being held clear
- bit 5 Unimplemented: Read as '0'
- **Note 1:** The IC32 bit in both the Odd and Even ICx must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
 - **4:** Do not use the ICx module as its own Sync or Trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.
 - 6: Each Input Capture x module (ICx) has one PTG input source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 PTGO8 = IC1, IC5
 PTGO9 = IC2, IC6
 PTGO10 = IC3, IC7

PTGO10 = IC3, IC7PTGO11 = IC4, IC8





REGISTER 16-7: STPER: PWMx SECONDARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			STPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			STPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit		x = Bit is unkr	nown				

bit 15-0 STPER<15:0>: PWMx Secondary Master Time Base (PMTMR) Period Value bits

REGISTER 16-8: SSEVTCMP: PWMx SECONDARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVTO	CMP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SSEVT	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				
-n = Value at P	alue at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un		x = Bit is unkr	nown			


bit 15-0 SSEVTCMP<15:0>: PWMx Secondary Special Event Compare Count Value bits

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0		_		_	
bit 15							bit	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹	
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable I	bit	U = Unimplem	ented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set		(0) = Bit is cleared $x = Bit is unknown$				
bit 15-12	1111 = Trigg 1110 = Trigg 1101 = Trigg 1001 = Trigg 1010 = Trigg 1001 = Trigg 1000 = Trigg 0111 = Trigg 0110 = Trigg 0101 = Trigg 0101 = Trigg 0011 = Trigg 0010 = Trigg 0001 = Trigg 0001 = Trigg 0000 = Trigg	>: Trigger # Ou er output for ev er output for ev	ery 16th trigge ery 15th trigge ery 15th trigge ery 13th trigge ery 12th trigge ery 12th trigge ery 10th trigger ery 9th trigger ery 8th trigger ery 6th trigger ery 5th trigger ery 5th trigger ery 3rd trigger ery 2nd trigger ery trigger eve	r event r event r event r event r event r event event event event event event event event event				
bit 11-6 bit 5-0	TRGSTRT<5 111111 = Wa	ait 63 PWM cyc	stscaler Start E les before gen es before gene	rating the first t	its ⁽¹⁾ trigger event af rigger event afte gger event afte	er the module is	s enabled	

REGISTER 16-18: TRGCONx: PWMx TRIGGER CONTROL REGISTER



FIGURE 17-1: QEIX BLOCK DIAGRAM



JSPIC33EPXXXGM3XX/6XX/7XX

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F7BP3	F7BP2	F7BP1	F7BP0	F6BP3	F6BP2	F6BP1	F6BP0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F5BP3	F5BP2	F5BP1	F5BP0	F4BP3	F4BP2	F4BP1	F4BP0		
bit 7							bit 0		
[
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-12		RX Buffer Masl							
		hits received in		-					
	1110 = Filter	hits received ir	NRX Buffer 14	4					
	•								
	•								
	0001 = Filter	hits received in	NRX Buffer 1						
	0000 = Filter	hits received in	n RX Buffer 0						
bit 11-8	F6BP<3:0>:	RX Buffer Masl	k for Filter 6 b	oits (same value	es as bits 15-12)			
bit 7-4	F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits 15-12)								

REGISTER 21-13: CxBUFPNT2: CANx FILTERS 4-7 BUFFER POINTER REGISTER 2

REGISTER 21-14: CxBUFPNT3: CANx FILTERS 8-11 BUFFER POINTER REGISTER 3

F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits 15-12)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| F11BP3 | F11BP2 | F11BP1 | F11BP0 | F10BP3 | F10BP2 | F10BP1 | F10BP0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 |
F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0
bit 7	·						bit 0
Logond							


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	F11BP<3:0>: RX Buffer Mask for Filter 11 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 •
	0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0
bit 11-8	F10BP<3:0>: RX Buffer Mask for Filter 10 bits (same values as bits 15-12)
bit 7-4	F9BP<3:0>: RX Buffer Mask for Filter 9 bits (same values as bits 15-12)
bit 3-0	F8BP<3:0>: RX Buffer Mask for Filter 8 bits (same values as bits 15-12)

© 2013-2014 Microchip Technology Inc.

bit 3-0





24.2 DCI Control Registers

REGISTER 24-1: DCICON1: DCI CONTROL REGISTER 1

1 bit 14 Re bit 13 De 1 0 bit 12 Re bit 11 DI	e bit POR = DCI module = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	e is disabled ad as '0'	t	r-0 r U = Unimplem '0' = Bit is clea	r-0 r ented bit, read a	CSCKE R/W-0 COFSM1 as '0' x = Bit is unkno	COFSD bit 8 R/W-0 COFSM0 bit 0
R/W-0 UNFM bit 7 Legend: R = Readable -n = Value at bit 15 D0 bit 14 Re bit 13 D0 bit 13 D0 bit 13 D0 bit 13 D0 bit 14 Re bit 13 D0 bit 14 Re bit 13 D0 bit 14 D1	CSDOM e bit POR = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	DJST r = Reserved bi W = Writable bi '1' = Bit is set odule Enable bit e is enabled e is disabled ad as '0'	r t t	r U = Unimplem	r ented bit, read a	COFSM1	R/W-0 COFSM0 bit (
UNFM bit 7 Legend: R = Readable -n = Value at bit 15 D0 1 0 bit 14 Re bit 13 D0 1 0 bit 12 Re bit 12 Re	CSDOM e bit POR = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	DJST r = Reserved bi W = Writable bi '1' = Bit is set odule Enable bit e is enabled e is disabled ad as '0'	r t t	r U = Unimplem	r ented bit, read a	COFSM1	COFSM0 bit (
UNFM bit 7 Legend: R = Readable -n = Value at bit 15 D0 1 0 bit 14 Re bit 13 D0 1 0 bit 12 Re bit 12 Re	CSDOM e bit POR = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	DJST r = Reserved bi W = Writable bi '1' = Bit is set odule Enable bit e is enabled e is disabled ad as '0'	r t t	r U = Unimplem	r ented bit, read a	COFSM1	COFSM0 bit (
bit 7 Legend: R = Readable -n = Value at bit 15 De 1 0 bit 14 Re bit 13 De 1 0 bit 12 Re bit 12 Re	e bit POR = DCI module = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	r = Reserved bi W = Writable bi '1' = Bit is set odule Enable bit e is enabled e is disabled ad as '0'	t t	U = Unimplem	ented bit, read a	as '0'	bit (
R = Readable -n = Value at bit 15 De bit 14 Re bit 13 De bit 13 De bit 12 Re bit 11 De	e bit POR = DCI module = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	W = Writable bi '1' = Bit is set odule Enable bit e is enabled e is disabled ad as '0'	t	-			own
R = Readable -n = Value at bit 15 D bit 14 Re bit 13 D bit 13 D bit 12 Re bit 11 D	POR = DCI module = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	'1' = Bit is set odule Enable bit e is enabled e is disabled ad as '0'		-			own
bit 15 D(1 0 bit 14 R(bit 13 D(1 0 bit 12 R(bit 11 D)	CIEN: DCI M = DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	odule Enable bit e is enabled e is disabled ad as '0'	t	-			own
1 0 bit 14 8 bit 13 1 0 bit 12 8 bit 12 1 0 bit 12 1 0	= DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	e is enabled e is disabled ad as '0'	t				
1 0 bit 14 Re bit 13 1 0 bit 12 Re bit 11 D	= DCI module = DCI module eserved: Rea CISIDL: DCI = Module will	e is enabled e is disabled ad as '0'	t				
0 bit 14 Re bit 13 De 1 0 bit 12 Re bit 11 De	= DCI module eserved: Rea CISIDL: DCI = Module will	e is disabled ad as '0'					
bit 14 Re bit 13 D 1 0 bit 12 Re bit 11 D	eserved: Rea CISIDL: DCI = Module will	ad as '0'					
bit 13 D(1 0 bit 12 Re bit 11 DI	CISIDL: DCI = Module will						
1 0 bit 12 Re bit 11 DI	= Module will	Stop in Idle Con					
0 bit 12 Re bit 11 Di		•					
bit 12 Re bit 11 DI		I halt in CPU Idle I continue to ope		Idle mode			
bit 11 DI	eserved: Rea	-					
		al Loopback Mod	le Control hit				
1	•	•		0I and CSDO pin	s are internally o	connected	
		pback mode is d					
bit 10 C	SCKD: Samp	ole Clock Direction	on Control bi	t			
		is an input when is an output whe					
bit 9 C	SCKE: Samp	le Clock Edge C	Control bit				
1	= Data chang	ges on serial clo	ck falling edg	je, sampled on s	erial clock rising	l edge	
0	= Data chang	ges on serial clo	ck rising edg	e, sampled on se	erial clock falling	l edge	
		e Synchronizatio					
		s an input when					
	= COFS pin i NFM: Underfi	is an output whe	en DCI modul	le is enabled			
1	= Transmits I			smit registers on	a transmit unde	rflow	
		I Data Output M					
		•		led transmit time	slots		
				ansmit time slots			
bit 5 D.	JST: DCI Dat	a Justification C	ontrol bit				
				ring the same ser one serial clock c			
bit 4-2 Re	eserved: Rea	ad as '0'					
bit 1-0 CO	OFSM<1:0>:	Frame Sync Mo	ode bits				
11	L = 20-Bit AC	-Link mode					
	= 16-Bit AC						
	L = I ² S Frame) = Multi-Cha	e Sync mode Innel Frame Syn	ic mode				

REGISTER 24-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			RSE	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			RSE	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 RSE<15:0>: DCI Receive Slot Enable bits

1 = CSDI data is received during Individual Time Slot n

0 = CSDI data is ignored during Individual Time Slot n

REGISTER 24-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TSE	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TSE	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is un			x = Bit is unkr	nown				

bit 15-0 TSE<15:0>: DCI Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during Individual Time Slot n

0 = CSDO pin is tri-stated or driven to logic '0' during the individual time slot, depending on the state of the CSDOM bit

REGISTER 26-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT **CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	_	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

.. · - •

bit 15-12	Unimplemented: Read as '0'
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = PTGO19
	1100 = PTGO18
	1011 = PWM6H
	1010 = PWM6L
	1001 = PWM5H
	1000 = PWM5L
	0111 = PWM4H 0110 = PWM4L
	0110 = PWM4L 0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = PTGO19
	1100 = PTGO18
	1100 = PTGO18 1011 = PWM6H
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H 0100 = PWM3L
	1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H

29.2 Programmable CRC Control Registers

REGISTER 29-1: CRCCON1: CRC CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	CRCEN: CRC Enable bit
	 1 = CRC module is enabled 0 = CRC module is disabled; all state machines, pointers and CRCWDAT/CRCDAT are reset, other SFRs are not reset
bit 14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12-8	VWORD<4:0>: Valid Word Pointer Value bits
	Indicates the number of valid words in the FIFO; has a maximum value of 8 when PLEN<4:0> > 7 or 16 when PLEN<4:0> \leq 7
bit 7	CRCFUL: CRC FIFO Full bit
	1 = FIFO is full 0 = FIFO is not full
bit 6	CRCMPT: CRC FIFO Empty Bit
	1 = FIFO is empty0 = FIFO is not empty
bit 5	CRCISEL: CRC Interrupt Selection bit
	 1 = Interrupt on FIFO empty; final word of data is still shifting through CRC 0 = Interrupt on shift complete and CRCWDAT results are ready
bit 4	CRCGO: CRC Start bit
	 1 = Start CRC serial shifter 0 = CRC serial shifter is turned off
bit 3	LENDIAN: Data Word Little-Endian Configuration bit
	 1 = Data word is shifted into the CRC starting with the LSb (little endian) 0 = Data word is shifted into the CRC starting with the MSb (big endian)
bit 2-0	Unimplemented: Read as '0'

32.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

TABLE 33-4 :	DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Conditions			
Operati	ng Voltag	e						
DC10	Vdd	Supply Voltage ⁽³⁾	3.0		3.6	V		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.95	_	—	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	—	Vss	V		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.03	—	_	V/ms	0V-3.0V in 3 ms	
DC18	VCORE	VDD Core ⁽³⁾ Internal Regulator Voltage	1.62	1.8	1.98	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

TABLE 33-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

				Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments	
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must have a low series resistance (< 1 Ohm)	

Note 1: Typical VCAP voltage = 1.8 volts when VDD \ge VDDMIN.

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽¹⁾	_		0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}, -40^{\circ}\text{C} \le TA \le +85^{\circ}\text{C},$ $IOL \le 5 \text{ mA}, +85^{\circ}\text{C} < TA \le +125^{\circ}\text{C}$	
		Output Low Voltage 8x Sink Driver Pins ⁽²⁾	_		0.4	V		
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽¹⁾	2.4		—	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
		Output High Voltage 8x Source Driver Pins ⁽²⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
DO20A	VoH1	ЮН1 Output High Voltage 4x Source Driver Pins ⁽¹⁾	1.5	_	_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
			2.0	_	_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
			3.0	_			$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
		Output High Voltage 8x Source Driver Pins ⁽²⁾	1.5	_	—	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
			2.0	—	—	1	$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
			3.0	_	—		$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	

TABLE 33-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For 44-pin devices: RA3, RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1 and RC<9:3>
 For 64-pin devices: RA4, RA7, RA<10:9>, RB7, RB<15:9>, RC1, RC<9:3>, RC15 and RG<8:7>
 For 100-pin devices: RA4, RA7, RA9, RA10, RB7, RB<15:9>, RC1, RC<9:3>, RC15, RD<3:1> and RG<8:6>

TABLE 33-12: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		(unless		ise state	•		
Param No.	Symbol	Characteristic	Min. ⁽¹⁾	Тур.	Max.	Units	Conditions
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.7	—	2.95	V	V _{DD} (Note 2, Note 3)
PO10	VPOR	POR Event on VDD Transition High-to-Low	1.75	—	1.95	V	(Note 2)

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The VBOR specification is relative to VDD.

3: The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized.

TABLE 33-38:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	Standard Op (unless othe Operating te	erwise st	a ted) e -40°	C ≤ TA ≤	IV to 3.6V +85°C for Industrial +125°C for Extended	
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCKx Input Frequency	—		15	MHz	(Note 3)
SP72	TscF	SCKx Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCKx Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 TCY + 40	—	—	ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

PMCON (Parallel Master Port Control)	396
PMD1 (Peripheral Module Disable Control 1)	
PMD2 (Peripheral Module Disable Control 2)	158
PMD3 (Peripheral Module Disable Control 3)	159
PMD4 (Peripheral Module Disable Control 4)	161
PMD6 (Peripheral Module Disable Control 6)	161
PMD7 (Peripheral Module Disable Control 7)	
PMMODE (Parallel Master Port Mode)	398
PMSTAT (Parallel Master Port Status)	
POSxCNTH (Position Counter x High Word)	
POSxCNTL (Position Counter x Low Word)	265
POSxHLD (Position Counter x Hold)	
PTCON (PWMx Time Base Control)	
PTCON2 (PWMx Primary Master Clock Divider	
Select 2)	235
PTGBTE (PTG Broadcast Trigger Enable)	
PTGC0LIM (PTG Counter 0 Limit)	
PTGC1LIM (PTG Counter 1 Limit)	
PTGCON (PTG Control)	
PTGCST (PTG Control/Status)	
PTGHOLD (PTG Hold)	
PTGSDLIM (PTG Step Delay Limit)	357
PTGT0LIM (PTG Timer0 Limit)	
PTGT1LIM (PTG Timer1 Limit)	356
PTPER (PWMx Primary Master	
Time Base Period)	236
PWMCAPx (PWMx Primary	_00
Time Base Capture)	255
PWMCONx (PWMx Control)	
QEIxCON (QEIx Control)	
QEIXGECH (QEIX Greater Than or Equal	_00
Compare High Word)	270
Compare High Word)	270
QEIxGECL (QEIx Greater Than or Equal	
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270 268
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270 268 268
QEIxGECL (QEIx Greater Than or Equal Compare Low Word)	270 268 268
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal 2	270 268 268 261
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxIOC (QEIx Initialization/Capture Low Word) 2 QEIxIOC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2	270 268 268 261
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal 2	270 268 268 261 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2	270 268 268 261 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2	270 268 268 261 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration 2	270 268 268 261 269 269 263
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 3	270 268 268 261 269 269 269 263 386
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 3 RCON (Reset Control) 3	270 268 268 261 269 269 263 386 112
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2	270 268 268 261 269 269 269 269 263 386 112 152
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 3	270 268 268 261 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 3	270 268 268 261 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2	270 268 268 261 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2	270 268 268 261 269 269 263 386 112 152 175 176 181 182
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR10 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 12) 2	270 268 268 261 269 269 263 386 112 152 175 176 181 182 183
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reset Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 10) 2 RPINR12 (Peripheral Pin Select Input 11) 2 RPINR14 (Peripheral Pin Select Input 14) 2	270 268 268 261 269 269 269 269 269 269 269 269 263 386 112 152 175 175 181 182 183 184
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 1) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 3	270 268 268 261 269 269 269 269 269 269 269 269 269 386 112 152 175 176 181 182 183 184 185
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 1) 2 RPINR12 (Peripheral Pin Select Input 1) 2 RPINR14 (Peripheral Pin Select Input 12) 2 RPINR15 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 3	270 268 261 269 269 269 269 263 386 112 152 175 176 181 182 183 184 185 186
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 1) 2 RPINR10 (Peripheral Pin Select Input 1) 2 RPINR11 (Peripheral Pin Select Input 1) 2 RPINR12 (Peripheral Pin Select Input 1) 2 RPINR14 (Peripheral Pin Select Input 12) 2 RPINR15 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2	270 268 268 261 269 269 269 263 386 112 152 175 176 181 182 183 184 185 186 187
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx //O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 RCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 10) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 17) 2	270 268 268 261 269 269 269 263 386 112 152 175 176 181 182 183 184 185 186 187 188
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx //O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 RCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR1 (Peripheral Pin Select Input 10) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 17) 2 RPINR18 (Peripheral Pin Select Input 18) 2	270 268 268 269 269 269 269 269 269 269 269 269 269
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx I/O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 REFOCON (Reference Oscillator Control) 2 RPINR0 (Peripheral Pin Select Input 0) 2 RPINR1 (Peripheral Pin Select Input 10) 2 RPINR12 (Peripheral Pin Select Input 11) 2 RPINR14 (Peripheral Pin Select Input 12) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR17 (Peripheral Pin Select Input 15) 2 RPINR18 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR17 (Peripheral Pin Select Input 17) 2 RPINR18 (Peripheral Pin Select Input 17) 2 RPINR19 (Peripheral Pin Select Input 19) 2 RPINR19 (Peripheral Pin Select Input 19) 2	270 268 269 269 269 269 269 269 269 269 269 386 112 152 175 181 182 183 184 185 186 187 188 188
QEIxGECL (QEIx Greater Than or Equal Compare Low Word) 2 QEIxICH (QEIx Initialization/Capture High Word) 2 QEIxICL (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx Initialization/Capture Low Word) 2 QEIxICC (QEIx //O Control) 2 QEIxLECH (QEIx Less Than or Equal Compare High Word) 2 QEIxLECL (QEIx Less Than or Equal Compare Low Word) 2 QEIxSTAT (QEIx Status) 2 RCFGCAL (RTCC Calibration and Configuration) 2 RCON (Reset Control) 2 REFOCON (Reference Oscillator Control) 2 RPINR1 (Peripheral Pin Select Input 10) 2 RPINR10 (Peripheral Pin Select Input 10) 2 RPINR11 (Peripheral Pin Select Input 11) 2 RPINR12 (Peripheral Pin Select Input 12) 2 RPINR14 (Peripheral Pin Select Input 14) 2 RPINR15 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 15) 2 RPINR16 (Peripheral Pin Select Input 16) 2 RPINR16 (Peripheral Pin Select Input 17) 2 RPINR18 (Peripheral Pin Select Input 18) 2	270 268 269 269 269 269 269 269 269 269 269 269

RPINR25 (Peripheral Pin Select Input 25)	192
RPINR26 (Peripheral Pin Select Input 26)	193
RPINR27 (Peripheral Pin Select Input 27)	194
RPINR28 (Peripheral Pin Select Input 28)	195
RPINR29 (Peripheral Pin Select Input 29)	
RPINR3 (Peripheral Pin Select Input 3)	
RPINR30 (Peripheral Pin Select Input 30)	
RPINR37 (Peripheral Pin Select Input 37)	198
RPINR38 (Peripheral Pin Select Input 38)	
RPINR39 (Peripheral Pin Select Input 39)	
RPINR40 (Peripheral Pin Select Input 40)	
RPINR41 (Peripheral Pin Select Input 41)	
RPINR7 (Peripheral Pin Select Input 7)	
RPINR8 (Peripheral Pin Select Input 8)	
RPINR9 (Peripheral Pin Select Input 9)	
RPOR0 (Peripheral Pin Select Output 0)	
RPOR1 (Peripheral Pin Select Output 1)	203
RPOR10 (Peripheral Pin Select Output 10)	
RPOR11 (Peripheral Pin Select Output 11)	208
RPOR12 (Peripheral Pin Select Output 12)	209
RPOR2 (Peripheral Pin Select Output 2)	
RPOR3 (Peripheral Pin Select Output 3)	204
RPOR4 (Peripheral Pin Select Output 4)	205
RPOR5 (Peripheral Pin Select Output 5)	205
RPOR6 (Peripheral Pin Select Output 6)	206
RPOR7 (Peripheral Pin Select Output 7)	206
RPOR8 (Peripheral Pin Select Output 8)	
RPOR9 (Peripheral Pin Select Output 9)	207
RSCON (DCI Receive Slot Control)	348
RTCVAL (Minutes and Seconds Value,	
RTCPTR = 00)	390
(100 mm = 00)	000
RTCVAL (Month and Day Value.	
RTCVAL (Month and Day Value, RTCPTR = 10)	
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value,	389
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01)	389 390
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value,	389 390
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01)	389 390 389
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11)	389 390 389
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare)	389 390 389 244 236
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary	389 390 389 244 236
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare)	389 390 389 244 236 245
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON1 (SPIx Control 2)	 389 390 389 244 236 245 278 280
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON1 (SPIx Control 2) SPIxSTAT (SPIx Status and Control)	 389 390 389 244 236 245 278 280 276
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON1 (SPIx Control 2)	 389 390 389 244 236 245 278 280 276
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIXCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 278 280 276 121
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIASEX (PWMx Secondary Phase-Shift) SPIASEX (PWMx Control 1) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 278 280 276 121
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare). SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare). SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	 389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249 348
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare). SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1). SPIxCON2 (SPIx Control 2). SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249 348 216
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare). SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1). SPIxCON2 (SPIx Control 2). SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249 348 216
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare). SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1). SPIxCON2 (SPIx Control 2). SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249 348 216 217 291
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare) SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1) SPIxCON2 (SPIx Control 2) SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121 240 237 239 240 212 247 249 348 216 217 291
RTCVAL (Month and Day Value, RTCPTR = 10) RTCVAL (Weekday and Hours Value, RTCPTR = 01) RTCVAL (Year Value, RTCPTR = 11) SDCx (PWMx Secondary Duty Cycle) SEVTCMP (PWMx Primary Special Event Compare). SPHASEx (PWMx Secondary Phase-Shift) SPIxCON1 (SPIx Control 1). SPIxCON2 (SPIx Control 2). SPIxSTAT (SPIx Status and Control) SR (CPU STATUS)	389 390 389 244 236 245 278 280 276 121 240 237 240 212 247 249 348 216 217 291 293