

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	· · · · · · · · · · · · · · · · · · ·
Data Converters	A/D 30x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm706t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

## 2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXXGM3XX/6XX/7XX family requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
   VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for ADC module is implemented

Note:	The	AVdd	and	AVss	pins	mu	st be
	conn	ected	independent		of	the	ADC
	volta	ge refe					

## 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

# dsPIC33EPXXXGM3XX/6XX/7XX

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0			
VAR	_	US1	US0	EDT <sup>(1)</sup>	DL2	DL1	DL0			
bit 15					·	·	bit 8			
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0			
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	SFA	RND	IF			
bit 7							bit 0			
Legend:		C = Clearable	e bit							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	VAR: Variable 1 = Variable e 0 = Fixed exc	e Exception Pro exception proce eption process	ocessing Later essing latency sing latency is	ncy Control bit is enabled enabled						
bit 13_12		P Multiply Lips	u ianed/Signed	Control bite						
bit 11	<ul> <li>11 = Reserved</li> <li>10 = DSP engine multiplies are mixed-sign</li> <li>01 = DSP engine multiplies are unsigned</li> <li>00 = DSP engine multiplies are signed</li> <li>EDT: Early DO Loop Termination Control bit<sup>(1)</sup></li> <li>1 = Terminates executing DO loop at end of current loop iteration</li> <li>a No effect</li> </ul>									
bit 10-8	DL<2:0>: DO 111 = 7 DO IO	Loop Nesting I ops are active op is active ops are active	∟evel Status b	its						
bit 7	SATA: ACCA 1 = Accumula 0 = Accumula	Saturation En Itor A saturatio Itor A saturatio	able bit n is enabled n is disabled							
bit 6	SATB: ACCB 1 = Accumula 0 = Accumula	Saturation En itor B saturatio itor B saturatio	able bit n is enabled n is disabled							
bit 5	SATDW: Data 1 = Data Spac 0 = Data Spac	a Space Write f ce write satura ce write satura	from DSP Eng tion is enabled tion is disable	iine Saturation ว d	Enable bit					
bit 4	ACCSAT: Acc 1 = 9.31 satur 0 = 1.31 satur	cumulator Satu ration (super sa ration (normal	ration Mode S aturation) saturation)	Select bit						
Note 1: Thi	s bit is always r	ead as '0'.								

## REGISTER 3-2: CORCON: CORE CONTROL REGISTER<sup>(3)</sup>

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3: Refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU" (DS70359) for more detailed information.



#### FIGURE 4-7: DATA MEMORY MAP FOR 512-KBYTE DEVICES

#### TABLE 4-35: NVM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL			RPDF	URERR		_	—		NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A		NVMADR<15:0> 000										0000					
NVMADRU	072C	_	_	_	_	_	_	_	-				NVMAD	RU<23:16>	>			0000
NVMKEY	072E	_	_	_	_	_	_	_	-				NVM	(EY<7:0>				0000
NVMSRCADRL	0730							NVMS	SRCADR<	DR<15:1> 0 0/					0000			
NVMSRCADRH	0732									NVMSRCADRH<23:16>					0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-36: SYSTEM CONTROL REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	VREGSF	—	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	0030
PLLFBD	0746	—	—	_	—	—	_	_				Pl	_LDIV<8:0>					0030
OSCTUN	0748	_	_		_	—	_	_	_	_	_			TUN	I<5:0>			0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the configuration fuses.

## TABLE 4-37: REFERENCE CLOCK REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFOCON	074E	ROON		ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_		1			_			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 4.3.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).

Note:	То	protec	ct	agains	st	misa	ligr	ned	st	ack
	acc	esses,	W	/15<0>	is	fixed	to	'0'	by	the
	har	dware.								

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXXGM3XX/6XX/7XX devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The Software Stack Pointer always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-13 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-13. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain the Software Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
  - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a 'C' development environment

#### FIGURE 4-13: C.

#### CALL STACK FRAME



## 4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-66 form the basis of the addressing modes optimized to support the specific features of the individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

#### 4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

### 4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- · Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

## 10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the powersaving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation. For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

## **10.4** Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled, using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

		DAMA								
	T4MD	TSIVID	I ZIVID	TIMD	QEIIMD	PVVIVIIVID				
							DIL O			
R/W-0	R/W-0	R/W-0	R/W-0	R/W/-0	R/W-0	R/W-0	R/W-0			
12C1MD			SPI2MD	SPI1MD	C2MD <sup>(1)</sup>					
bit 7	OZIND			of this	OLIND	0 mile	bit 0			
							5100			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	T5MD: Timer	5 Module Disab	le bit							
	1 = Timer5 m	odule is disable	d							
	0 = Timer5 m	odule is enable	d							
bit 14	T4MD: Timer4	4 Module Disab	le bit							
	1 = Timer4 meters	odule is disable	ed a							
hit 10	0 = 1  mer4 mer4		u la hit							
DIL 13	1 - Timor3 m	odulo is disable								
	0 = Timer3 module is enabled									
bit 12	T2MD: Timer2 Module Disable bit									
	1 = Timer2 m	odule is disable	d							
	0 = Timer2 m	odule is enable	d							
bit 11	T1MD: Timer	1 Module Disab	le bit							
	1 = Timer1 m	odule is disable	d							
	0 = limer1 m	odule is enable	d							
bit 10		11 Module Disa	ble bit							
	1 = QEI1 mod 0 = QEI1 mod	lule is disabled								
bit 9	PWMMD: PW	/M Module Disa	able bit							
	1 = PWM mod	dule is disabled								
	0 = PWM mod	dule is enabled								
bit 8	DCIMD: DCI I	Module Disable	bit							
	1 = DCI modu	le is disabled								
bit 7		1 Module Disah	le hit							
bit i	$1 = 12C1 \mod 1$	ule is disabled								
	$0 = 12C1 \mod$	ule is enabled								
bit 6	U2MD: UART	2 Module Disal	ole bit							
	1 <b>= UART2 m</b>	odule is disable	ed							
	0 = UART2 m	odule is enable	ed							
bit 5	U1MD: UART	1 Module Disal	ole bit							
	1 = UART1 m	odule is disable	ed							
			iu iii							

## REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: These bits are available on dsPIC33EPXXXGM6XX/7XX devices only.

#### REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	IC32 <sup>(1)</sup>
bit 15							bit 8

R/W-0	R/W/HS-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG <sup>(2)</sup>	TRIGSTAT <sup>(3)</sup>		SYNCSEL4(4)	SYNCSEL3(4)	SYNCSEL2(4)	SYNCSEL1(4)	SYNCSEL0(4)
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 8 IC32: Input Capture x 32-Bit Timer Mode Select bit (Cascade mode)<sup>(1)</sup>
  - 1 = Odd ICx and Even ICx form a single 32-bit input capture module
     0 = Cascade module operation is disabled
- bit 7 ICTRIG: Input Capture x Trigger Operation Select bit<sup>(2)</sup>
  - 1 = Input source is used to trigger the input capture timer (Trigger mode)
  - Input source is used to synchronize the input capture timer to the timer of another module (Synchronization mode)

#### bit 6 TRIGSTAT: Timer Trigger Status bit<sup>(3)</sup>

- 1 = ICxTMR has been triggered and is running
- 0 = ICxTMR has not been triggered and is being held clear
- bit 5 Unimplemented: Read as '0'
- **Note 1:** The IC32 bit in both the Odd and Even ICx must be set to enable Cascade mode.
  - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
  - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits); it can be read, set and cleared in software.
  - **4:** Do not use the ICx module as its own Sync or Trigger source.
  - 5: This option should only be selected as a trigger source and not as a synchronization source.
  - 6: Each Input Capture x module (ICx) has one PTG input source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.
     PTGO8 = IC1, IC5
     PTGO9 = IC2, IC6
     PTGO10 = IC3, IC7

PTGO10 = IC3, IC7PTGO11 = IC4, IC8

# 15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24EFamily Reference Manual", "Output Compare" (DS70005157), which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of eight available clock sources for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See the *"dsPIC33/PIC24 Family Reference Manual"*, **"Output Compare"** (DS70005157) for OCxR and OCxRS register restrictions.





## REGISTER 16-16: DTRx: PWMx DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			DTR	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTR	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
L							

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

#### REGISTER 16-17: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_		ALTDTRx<13:8>							
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ALTD	[Rx<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at F	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	—	_	_	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—		—	_	FRMDLY	SPIBEN
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	FRMEN: Fran	med SPIx Supp	ort bit				
	1 = Framed S	SPIx support is e	enabled (SSx	pin is used as	the Frame Syn	c pulse input/o	utput)
	0 = Framed S	SPIx support is o	disabled				
bit 14	SPIFSD: SPI	x Frame Sync F	Pulse Directio	n Control bit			
	1 = Frame Sy 0 = Frame Sy	/nc pulse input ( /nc pulse output	(slave) t (master)				
bit 13	FRMPOL: Fr	ame Svnc Pulse	e Polarity bit				
	$1 = Frame S_{1}$	/nc pulse is acti	ve-high				
	0 = Frame Sy	/nc pulse is acti	ve-low				
bit 12-2	Unimplemen	ted: Read as 'd	)'				
bit 1	FRMDLY: Fra	ame Sync Pulse	Edge Select	bit			
	1 = Frame Sy	/nc pulse coinci	des with first	bit clock			
	0 = Frame Sy	nc pulse prece	des first bit cl	ock			
bit 0	SPIBEN: SPI	x Enhanced Bu	iffer Enable b	it			
	1 = Enhance	d Buffer is enab	led				
	0 = Enhance	d Buffer is disab	oled (Standard	d mode)			

### REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

#### REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK	<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is			x = Bit is unkn	nown			

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit, Ax, of incoming message address; bit match is not required in this position

0 = Disables masking for bit, Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit, Ax + 1, of incoming message address; bit match is not required in this position

0 = Disables masking for bit, Ax + 1; bit match is required in this position

## 21.0 CONTROLLER AREA NETWORK (CAN) MODULE (dsPIC33EPXXXGM6XX/7XX DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Enhanced Controller Area Network (ECAN™)"** (DS70353), which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 21.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGM6XX/7XX devices contain two CAN modules.

The CAN module is a communication controller, implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The CAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and Extended Data Frames
- 0-8 Bytes of Data Length
- Programmable Bit Rate, up to 1 Mbit/sec
- Automatic Response to Remote Transmission Requests
- Up to 8 Transmit Buffers with Application Specified Prioritization and Abort Capability (each buffer can contain up to 8 bytes of data)
- Up to 32 Receive Buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 Full (Standard/Extended Identifier) Acceptance Filters
- Three Full Acceptance Filter Masks
- DeviceNet<sup>™</sup> Addressing Support
- Programmable Wake-up Functionality with Integrated Low-Pass Filter
- Programmable Loopback mode supports Self-Test Operation
- Signaling via Interrupt Capabilities for all CAN Receiver and Transmitter Error States
- · Programmable Clock Source
- Programmable Link to Input Capture 2 (IC2) module for Timestamping and Network Synchronization
- · Low-Power Sleep and Idle modes

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
—	—	—			DNCNT<4:0>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	Vritable bit U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-5	Unimplemen	ted: Read as '	0'						
bit 4-0	DNCNT<4:0>	•: DeviceNet™	Filter Bit Num	nber bits					
	10010-11111	1 = Invalid sele	ction						
	10001 <b>= Con</b>	npare up to Dat	a Byte 3, bit 6	ծ with EID<17>	>				
	•								
	•								
	•								
	00001 = Compare up to Data Byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes								

## REGISTER 21-2: CxCTRL2: CANx CONTROL REGISTER 2

## 21.4 CAN Message Buffers

CAN Message Buffers are part of RAM memory. They are not CAN Special Function Registers. The user application must directly write into the RAM area that is configured for CAN Message Buffers. The location and size of the buffer area is defined by the user application.

## BUFFER 21-1: CANx MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0
-							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-2	SID<10:0>: S	Standard Identif	ier bits				
bit 1	SRR: Substitut	ute Remote Re	quest bit				
	When IDE =	0:					
	1 = Message	will request rer	note transmis	ssion			
	0 = Normal m	nessage					
	When IDE = 2	1:					
	The SRR bit I	must be set to '	1'.				
bit 0	IDE: Extende	d Identifier bit					
	1 = Message 0 = Message	will transmit ar will transmit a	n Extended Id Standard Ider	entifier ntifier			

#### BUFFER 21-2: CANx MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	_		EID<	17:14>	
bit 15							bit 8
r							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID<	:13:6>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unkr	nown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

# **REGISTER 23-6:** ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER<sup>(3)</sup> (CONTINUED)

<b>CHONA:</b> Channel 0 Negative Input Select for Sample MUXA bit 1 = Channel 0 negative input is AN1 <sup>(1)</sup> 0 = Channel 0 negative input is VREFL
Unimplemented: Read as '0'
CH0SA<5:0>: Channel 0 Positive Input Select for Sample MUXA bits <sup>(1,4,5)</sup>
<pre>1111111 = Channel 0 positive input is (AN63) unconnected 111110 = Channel 0 positive input is (AN62) the CTMU temperature voltage 111101 = Channel 0 positive input is (AN61) reserved</pre>
•
•
<pre>110010 = Channel 0 positive input is (AN50) reserved 110001 = Channel 0 positive input is AN49 110000 = Channel 0 positive input is AN48 101111 = Channel 0 positive input is AN47 101110 = Channel 0 positive input is AN46 •</pre>
<pre>011010 = Channel 0 positive input is AN26 011001 = Channel 0 positive input is AN25 or Op Amp 5 output voltage<sup>(2)</sup> 011000 = Channel 0 positive input is AN24 •</pre>
000111 = Channel 0 positive input is AN7 000110 = Channel 0 positive input is AN6 or Op Amp 3 output voltage <sup>(2)</sup> 000101 = Channel 0 positive input is AN5 000100 = Channel 0 positive input is AN4 000011 = Channel 0 positive input is AN3 or Op Amp 1 output voltage <sup>(2)</sup> 000010 = Channel 0 positive input is AN2 000001 = Channel 0 positive input is AN1 000000 = Channel 0 positive input is AN1

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality are enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
  - 2: If the op amp is selected (OPMODE bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
  - 3: See the "Pin Diagrams" section for the available analog channels for each device.
  - 4: Analog input selections for ADC1 are shown here. AN32-AN63 selections are not available for ADC2. The CH0SB5 and CH0SA5 bits are 'Reserved' for ADC2 and should be programmed to '0'.
  - **5:** Analog inputs, AN32-AN49, are available only when the ADCx is working in 10-bit mode.

NOTES:

# TABLE 33-37:SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

		Standard Operating Conditions: 3.0V to 3.6V							
		(unless otherwise stated)							
			Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
	1	1			-40°	$C \le TA \le$	+125°C for Extended		
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions		
SP70	FscP	Maximum SCKx Input Frequency	—		11	MHz	(Note 3)		
SP72	TscF	SCKx Input Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)		
SP73	TscR	SCKx Input Rise Time	—		-	ns	See Parameter DO31 (Note 4)		
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See Parameter DO32 (Note 4)		
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See Parameter DO31 (Note 4)		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns			
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx ↓ Input	120	_	—	ns			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10		50	ns	(Note 4)		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_	—	ns	(Note 4)		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns			

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		44			
Pitch	e		0.65 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Width	E		8.00 BSC			
Exposed Pad Width	E2	6.25	6.45	6.60		
Overall Length	D		8.00 BSC			
Exposed Pad Length	D2	6.25	6.45	6.60		
Terminal Width	b	0.20	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

NOTES: