

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 30x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm706t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXXGM3XX/ 6XX/7XX devices is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXXGM3XX/ 6XX/7XX devices contain control registers for Modulo

Addressing and Bit-Reversed Addressing, and interrupts. These registers are described in subsequent sections of this document.


All registers associated with the programmer's model are memory-mapped, as shown in Table 4-1.

Register(s) Name	Description
W0 through W15	Working Register Array
ACCA, ACCB	40-Bit DSP Accumulators
PC	23-Bit Program Counter
SR	ALU and DSP Engine Status register
SPLIM	Stack Pointer Limit Value register
TBLPAG	Table Memory Page Address register
DSRPAG	Extended Data Space (EDS) Read Page register
DSWPAG	Extended Data Space (EDS) Write Page register
RCOUNT	REPEAT Loop Count register
DCOUNT	DO Loop Count register
DOSTARTH ⁽¹⁾ , DOSTARTL ⁽¹⁾	DO Loop Start Address register (High and Low)
DOENDH, DOENDL	DO Loop End Address register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: The DOSTARTH and DOSTARTL registers are read-only.





Note 1: Memory areas are not shown to scale.

2: On Reset, these bits are automatically copied into the device Configuration Shadow registers.

4.3 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
W0	0000							1	W0 (WR	EG)						I		xxxx
W1	0002								W1									xxxx
W2	0004								W2									xxxx
W3	0006								W3									xxxx
W4	0008								W4									xxxx
W5	000A								W5									xxxx
W6	000C								W6									xxxx
W7	000E								W7									xxxx
W8	0010								W8									xxxx
W9	0012								W9									xxxx
W10	0014								W10									xxxx
W11	0016								W11									xxxx
W12	0018								W12									xxxx
W13	001A								W13									xxxx
W14	001C								W14									xxxx
W15	001E								W15									xxxx
SPLIM	0020								SPLI	N								0000
ACCAL	0022								ACCA	L								0000
ACCAH	0024								ACCA	.H								0000
ACCAU	0026			Się	gn Extensio	n of ACCA<	39>						ACO	CAU				0000
ACCBL	0028								ACCB	L								0000
ACCBH	002A								ACCB	Н								0000
ACCBU	002C			Się	gn Extensio	n of ACCB<	39>						ACO	CBU				0000
PCL	002E			-			Pr	ogram Cour	nter Low Wo	rd Register							—	0000
PCH	0030	_	—	—	_	_	_	—	—	—		Pr	ogram Cou	unter High V	Vord Regist	ter		0000
DSRPAG	0032	_	—	—	—	_	—				Data S	pace Read	l Page Reg	gister				0001
DSWPAG	0034	_	—	—	—	—	—	—			0	Data Space	Write Pag	e Register				0001
RCOUNT	0036							REPE	AT LOOP CO	ount Registe	er							0000
DCOUNT	0038								DCOUNT<	:15:0>								0000
DOSTARTL	003A							DOS	TARTL<15:1	>							—	0000
DOSTARTH	003C	-		—	—	—	-	_	—	_	—			DOSTAF	RTH<5:0>			0000
DOENDL	003E							DO	ENDL<15:1>	>							_	0000
DOENDH	0040	-		—	_	_	-	—	—	_	—			DOEN	DH<5:0>			0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000689D-page 46

IABLE 4	+-/.	FIGK	EGIST															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTGCST	0AC0	PTGEN	_	PTGSIDL	PTGTOGL	_	PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWDTO	_	—	—	—	PTGITM1	PTGITM0	0000
PTGCON	0AC2	PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0	PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	_	PTGWDT2	PTGWDT1	PTGWDT0	0000
PTGBTE	0AC4	ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS	0000
PTGHOLD	0AC6				•			•	PTGł	HOLD<15:0>		•		•	•			0000
PTGT0LIM	0AC8								PTG	OLIM<15:0>								0000
PTGT1LIM	0ACA								PTG	TLIM<15:0>								0000
PTGSDLIM	0ACC								PTGS	SDLIM<15:0>								0000
PTGC0LIM	0ACE								PTGC	COLIM<15:0>								0000
PTGC1LIM	0AD0								PTGC	C1LIM<15:0>								0000
PTGADJ	0AD2								PTG	ADJ<15:0>								0000
PTGL0	0AD4								PT	GL0<15:0>								0000
PTGQPTR	0AD6			_	—			_	—	—	—	—		F	PTGQPTR<4	:0>		0000
PTGQUE0	0AD8				STEP1	<7:0>							STEP0	<7:0>				0000
PTGQUE1	0ADA				STEP3	<7:0>							STEP2	<7:0>				0000
PTGQUE2	0ADC				STEP5	<7:0>							STEP4	<7:0>				0000
PTGQUE3	0ADE				STEP7	<7:0>							STEP6	<7:0>				0000
PTGQUE4	0AE0				STEP9	<7:0>							STEP8	<7:0>				0000
PTGQUE5	0AE2				STEP11	<7:0>							STEP10	<7:0>				0000
PTGQUE6	0AE4				STEP13	<7:0>							STEP12	2<7:0>				0000
PTGQUE7	0AE6				STEP15	i<7:0>							STEP14	<7:0>				0000
PTGQUE8	0x0AE8				STEP17	<7:0>							STEP16	6<7:0>				0000
PTGQUE9	0x0AEA				STEP19	<7:0>							STEP18	<7:0>				0000
PTGQUE10	0x0AEC				STEP21	<7:0>							STEP20	<7:0>				0000
PTGQUE11	0x0AEE				STEP23	<7:0>							STEP22	2<7:0>				0000
PTGQUE12	0x0AF0				STEP25	<7:0>							STEP24	<7:0>				0000
PTGQUE13	0x0AF2				STEP27	<7:0>							STEP26	6<7:0>				0000
PTGQUE14	0x0AF4				STEP29	<7:0>							STEP28	<7:0>				0000
PTGQUE15	0x0AF6				STEP31	<7:0>							STEP30	<7:0>				0000

TABLE 4-7: PTG REGISTER MAP

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-61: PORTG REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

	• • •		• • • • • • •															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60					TRISG<1	5:6>					-	—		TRISC	6<3:0>		03C0
PORTG	0E62					RG<15:	6>					_	_		RG<	3:0>		xxxx
LATG	0E64					LATG<15	5:6>					_	_		LATG	<3:0>		xxxx
ODCG	0E66					ODCG<1	5:6>					—	_		ODCO	G<3:0>		0000
CNENG	0E68					CNIEG<1	5:6>					—	_		CNIEC	G<3:0>		0000
CNPUG	0E6A					CNPUG<1	15:6>					—	_		CNPU	G<3:0>		0000
CNPDG	0E6C					CNPDG<1	15:6>					—	_		CNPD	G<3:0>		0000
ANSELG	0E6E	ANSG15		_	_			ANSG<	11:6>			_	_	ANSG	i<3:2>	_		0000
									and the second			•	•	•		•		•

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-62: PORTG REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E60	_	_	_	_	_			TRISC	6<9:6>				—	—		—	03C0
PORTG	0E62	_	_	_	_	_	_		RG<	9:6>		_	_	_	_	_	_	xxxx
LATG	0E64	—	—	_	_	—	_		LATG	<9:6>				—	—		—	xxxx
ODCG	0E66	_	_	_	_	_	_		ODCO	6<9:6>		_	_	_	_	_	_	0000
CNENG	0E68	_	_	_	_	_	_		CNIEC	G<9:6>		_	_	_	_	_	_	0000
CNPUG	0E6A	—	—	_	_	—	_		CNPU	G<9:6>				—	—		—	0000
CNPDG	0E6C	_	_	_	_	_	_		CNPD	G<9:6>		_	_	_	_	_	_	0000
ANSELG	0E6E	—	_	_	_	_	_		ANSO	6<9:6>		_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-63: PAD CONFIGURATION REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	0EFE	_	_		_		_	_	_	_		_	_	_	_	RTSECSEL	PMPTTL	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT2R<6:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	כ'				
bit 6-0		Assign Externa -2 for input pin			orresponding RI	Pn Pin bits	
	1111100 = In	put tied to RPI	124				
	•						
	•						
		put tied to CMI put tied to Vss					

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

REGISTER 11-29: RPINR41: PERIPHERAL PIN SELECT INPUT REGISTER 41

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP6R<6:	0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7 bit 6-0	DTCMP6R<6		M Dead-Time		on Input 6 to the	Corresponding	g RPn Pin bits
	-	-2 for input pin nput tied to RPI		ibers)			
	0000001 = lr	put tied to CMI	P1				

0000000 = Input tied to Vss

NOTES:

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0		_		_
bit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹⁾	TRGSTRT5 ⁽¹
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15-12	1111 = Trigg 1110 = Trigg 1101 = Trigg 1001 = Trigg 1010 = Trigg 1001 = Trigg 1000 = Trigg 0111 = Trigg 0110 = Trigg 0101 = Trigg 0101 = Trigg 0011 = Trigg 0010 = Trigg 0001 = Trigg 0001 = Trigg 0000 = Trigg	>: Trigger # Ou er output for ev er output for ev	ery 16th trigge ery 15th trigge ery 15th trigge ery 13th trigge ery 12th trigge ery 12th trigge ery 10th trigger ery 9th trigger ery 8th trigger ery 6th trigger ery 5th trigger ery 5th trigger ery 3rd trigger ery 2nd trigger ery trigger eve	r event r event r event r event r event r event event event event event event event event event			
bit 11-6 bit 5-0	TRGSTRT<5 111111 = Wa	ait 63 PWM cyc	stscaler Start E les before gen es before gene	rating the first t	its ⁽¹⁾ trigger event af rigger event afte gger event afte	er the module is	s enabled

REGISTER 16-18: TRGCONx: PWMx TRIGGER CONTROL REGISTER



REGISTER 17-1: QEIXCON: QEIX CONTROL REGISTER (CONTINUED)

bit 6-4	INTDIV<2:0>: Timer Input Clock Prescale Select bits (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select) ⁽³⁾
	111 = 1:128 prescale value 110 = 1:64 prescale value
	101 = 1:32 prescale value 100 = 1:16 prescale value 011 = 1:8 prescale value
	010 = 1:4 prescale value 001 = 1:2 prescale value 000 = 1:1 prescale value
bit 3	CNTPOL: Position and Index Counter/Timer Direction Select bit
	 1 = Counter direction is negative unless modified by external up/down signal 0 = Counter direction is positive unless modified by external up/down signal
bit 2	GATEN: External Count Gate Enable bit
	 1 = External gate signal controls position counter operation 0 = External gate signal does not affect position counter/timer operation
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits
	 11 = Internal Timer mode with optional external count is selected 10 = External clock count with optional external count is selected 01 = External clock count with external up/down direction is selected 00 = Quadrature Encoder Interface (x4 mode) Count mode is selected
Note 1:	When CCM<1:0> = 10 or CCM<1:0> = 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

- 2: When CCM<1:0> = 00, and QEAx and QEBx values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.
- 4: The match value applies to the A and B inputs after the swap and polarity bits have been applied.

21.3 CAN Control Registers

REGISTER 21-1: CxCTRL1: CANx CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
—	—	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0
bit 15							bit 8
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
OPMODE2	OPMODE1	OPMODE0	_	CANCAP	—		WIN
bit 7	•			•			bit 0
Legend:							
R = Readable I	bit	W = Writable b	pit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '0)'				

	1
bit 13	CSIDL: CANx Stop in Idle Mode bit
	1 = Discontinues module operation when device enters Idle mode
	0 = Continues module operation in Idle mode
bit 12	ABAT: Abort All Pending Transmissions bit
	1 = Signals all transmit buffers to abort transmission
	0 = Module will clear this bit when all transmissions are aborted
bit 11	CANCKS: CANx Module Clock (FCAN) Source Select bit
	1 = FCAN is equal to 2 * FP
	0 = FCAN is equal to FP
bit 10-8	REQOP<2:0>: Request Operation Mode bits
	111 = Set Listen All Messages mode
	110 = Reserved 101 = Reserved
	100 = Set Configuration mode
	011 = Set Listen Only mode
	010 = Set Loopback mode
	001 = Set Disable mode
	000 = Set Normal Operation mode
bit 7-5	OPMODE<2:0>: Operation Mode bits
	111 = Module is in Listen All Messages mode
	110 = Reserved 101 = Reserved
	100 = Module is in Configuration mode
	011 = Module is in Listen Only mode
	010 = Module is in Loopback mode
	001 = Module is in Disable mode
	000 = Module is in Normal Operation mode
bit 4	Unimplemented: Read as '0'
bit 3	CANCAP: CANx Message Receive Timer Capture Event Enable bit
	1 = Enables input capture based on CAN message receive
	0 = Disables CAN capture
bit 2-1	Unimplemented: Read as '0'
bit 0	WIN: SFR Map Window Select bit
	1 = Uses filter window
	0 = Uses buffer window

REGISTER 21-11: CxFEN1: CANx ACCEPTANCE FILTER ENABLE REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			FLTE	N<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			FLTE	N<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0

FLTEN<15:0>: Enable Filter n to Accept Messages bits

1 = Enables Filter n

0 = Disables Filter n

REGISTER 21-12: CxBUFPNT1: CANx FILTERS 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0		
bit 15	•						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0		
bit 7							bit (
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
R = Readable -n = Value at		W = Writable '1' = Bit is set		0' = Unimpler 0' = Bit is cle	,	t as '0' x = Bit is unkr	nown		
					,		iown		
-n = Value at	POR		t	ʻ0' = Bit is cle	,		iown		
-n = Value at	POR F3BP<3:0> :	'1' = Bit is set	t k for Filter 3 b	ʻ0' = Bit is cle	,		nown		
-n = Value at	POR F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas	k for Filter 3 b	ʻ0' = Bit is cle its ffer	,		iown		
-n = Value at	POR F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas hits received in	k for Filter 3 b	ʻ0' = Bit is cle its ffer	,		iown		
	POR F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas hits received in	k for Filter 3 b	ʻ0' = Bit is cle its ffer	,		nown		
-n = Value at	POR F3BP<3:0>: 1111 = Filter	'1' = Bit is set RX Buffer Mas hits received in	k for Filter 3 b	ʻ0' = Bit is cle its ffer	,		nown		
-n = Value at	POR F3BP<3:0>: 1111 = Filter 1110 = Filter 0001 = Filter	'1' = Bit is set RX Buffer Mas hits received in	k for Filter 3 b n RX FIFO bu n RX Buffer 14 n RX Buffer 1	ʻ0' = Bit is cle its ffer	,		nown		
-n = Value at	POR F3BP<3:0>: 1111 = Filter 1110 = Filter 0001 = Filter 0000 = Filter	'1' = Bit is set RX Buffer Mas hits received in hits received in hits received in hits received in	k for Filter 3 b n RX FIFO bur n RX Buffer 14 n RX Buffer 1 n RX Buffer 0	ʻ0' = Bit is cle its iffer	,	x = Bit is unkr	iown		
-n = Value at bit 15-12	POR F3BP<3:0>: 1111 = Filter 1110 = Filter	'1' = Bit is set RX Buffer Mas hits received in hits received in hits received in hits received in RX Buffer Mas	k for Filter 3 b n RX FIFO bur n RX Buffer 14 n RX Buffer 1 n RX Buffer 0 k for Filter 2 b	ʻ0' = Bit is cle its ffer its (same value	ared	x = Bit is unkr	iown		

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1	
bit 15							bit 8	
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0	
bit 7							bit 0	
Legend:								
R = Readabl		W = Writable		•	mented bit, read			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-10	EID<5:0>: E	xtended Identifi	er bits					
bit 9	RTR: Remot	e Transmission	Request bit					
	When IDE =							
		= Message will request remote transmission						
	0 = Normal n	-						
	When IDE = The RTR bit							
bit 8	RB1: Reserv	-						
	User must se	et this bit to '0' p	er CAN proto	ocol.				
bit 7-5	Unimplemer	nted: Read as '	0'					
bit 4	RB0: Reserv	ed Bit 0						
	User must se	et this bit to '0' p	er CAN proto	ocol.				
		-						

BUFFER 21-3: CANx MESSAGE BUFFER WORD 2

bit 3-0	DLC<3:0>: Data Length Code bits
	Dectore Data Longin Code Dite

BUFFER 21-4: CANx MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	1<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	0<7:0>			
bit 7							bit 0
Logondi							
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at PC)R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-8 Byte 1<15:8>: CANx Message Byte 1

bit 7-0 Byte 0<7:0>: CANx Message Byte 0

REGISTER 25-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- bit 1-0 PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with step delay is not executed on exit of command (regardless of PTGCTRL command)
 - 10 = Single level detect with step delay is executed on exit of command
 - 01 = Continuous edge detect with step delay is not executed on exit of command (regardless of PTGCTRL command)
 - 00 = Continuous edge detect with step delay is executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.
 - **2:** This bit is only used with the PTGCTRL Step command software trigger option.

REGISTER 27-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	_	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
-----------	----------------------------

bit 10-8 **WDAY<2:0>:** Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.

bit 7-6 Unimplemented: Read as '0'

- bit 5-4 **HRTEN<1:0>:** Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
- bit 3-0 **HRONE<3:0>:** Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

28.1 PMP Control Registers

REGISTER 28-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER⁽³⁾

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	ented bit, read	d as '0'	
-n = Value at	Reset	'1' = Bit is set	+	'0' = Bit is clea		x = Bit is unkr	lown
			·	0 2000 0.00			
bit 15	PMPEN: Par	allel Master Po	rt Enable bit				
	1 = PMP mod	dule is enabled					
	0 = PMP mod	dule is disabled	l, no off-chip ac	cess is perform	ed		
bit 14	Unimplemer	nted: Read as '	0'				
bit 13	PSIDL: PMP	Stop in Idle Mo	ode bit				
		ues module op	eration when d ation in Idle mo		e mode		
bit 12-11		-					
bit 12-11	ADRMUX<1:	:0>: Address/Da					
bit 12-11	ADRMUX<1: 11 = Reserve	:0>: Address/Da	ata Multiplexing	g Selection bits	bins		
bit 12-11	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e	: 0>: Address/Da ed its of address a ight bits of addr	ata Multiplexing ire multiplexed ess are multiple	g Selection bits on PMD<7:0> p exed on PMD<7		r eight bits are c	on PMA<15:8>
	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address	:0>: Address/Date ad its of address a ight bits of addr s and data appe	ata Multiplexing ire multiplexed ess are multiple ear on separate	g Selection bits on PMD<7:0> p exed on PMD<7 e pins	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 12-11 bit 10	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By	: 0>: Address/Da ed its of address a ight bits of addr s and data appe rte Enable Port	ata Multiplexing ire multiplexed ess are multiple ear on separate	g Selection bits on PMD<7:0> p exed on PMD<7 e pins	:0> pins, uppe	r eight bits are c	on PMA<15:8>
	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc	:0>: Address/Da ed its of address a ight bits of addr s and data appe rte Enable Port ort is enabled	ata Multiplexing ire multiplexed ess are multiple ear on separate	g Selection bits on PMD<7:0> p exed on PMD<7 e pins	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc	:0>: Address/Died its of address a ight bits of address and data apperte Enable Port ort is enabled ort is disabled	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16-	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>
	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W	:0>: Address/Date its of address a ight bits of address and data appert of Enable Port ort is enabled ort is disabled /rite Enable Stro	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16-	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/P	:0>: Address/Date its of address a ight bits of addr s and data appert of Enable Port ort is enabled ort is disabled when B port is e	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- obe Port Enable enabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9	ADRMUX<1: 11 = Reserver 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 1 = PMWR/P 0 = PMWR/P	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is of MENB port is of	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable enabled lisabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P	:0>: Address/Dial address address address address and data appertered and data apper	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable isabled isabled e Port Enable t	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is of MENB port is of	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t nabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are o	on PMA<15:8>
bit 10 bit 9	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI	:0>: Address/Dial ed its of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is of MENB port is of ead/Write Strop MWR port is en	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t nabled sabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI	:0>: Address/Date its of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is of MENB port is of MENB port is of ad/Write Strop MWR port is en MWR port is dis Chip Select Fun	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t nabled sabled	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit	:0> pins, uppe	r eight bits are c	on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMR	:0>: Address/Dial and address a ight bits of address and data appert and data appert of the Enable Port of the Enable Port of the Enable Strop MENB port is a MENB port is a ad/Write Strop MWR port is an MWR port is a chip Select Fun- ed and PMCS2 fu	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits unction as Chip	g Selection bits on PMD<7:0> p exed on PMD<7 p pins Bit Master mod e bit bit	:0> pins, uppe e)		on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P PTRDEN: Re 1 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS2	:0>: Address/Dial additis of address a ight bits of address and data appert of the Enable Port of the Enable Port of the Enable Strop of the Enable Strop of the Enable Strop of MENB port is a ment of the Strop MENB port is a ment of the Strop MWR port is an MWR port is a chip Select Fun- ed and PMCS2 fur functions as C	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits inction as Chip hip Select, PM	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMCS1 01 = PMCS1 00 = PMCS1	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strob MWR port is an MWR port is an MWR port is dis chip Select Fun- ed and PMCS2 fu functions as C and PMCS2 fu	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable bit abled sabled ction bits unction as Chip hip Select, PMu unction as Addr	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRS1 0 = PMCS1 0 = PMCS1 ALP: Addres	:0>: Address/Dial additis of address and ight bits of address and data appertion of the Enable Port of the Enable Port of the Enable Strop MENB port is and MENB port is and MWR port is and Address	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits unction as Chip hip Select, PMu inction as Addr y bit ⁽¹⁾	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 0 = PMRD/PI 1 = Reserve 10 = PMCS1 01 = PMCS1 ALP: Address 1 = Active-hig	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strob MWR port is an MWR port is an MWR port is dis chip Select Fun- ed and PMCS2 fu functions as C and PMCS2 fu	ata Multiplexing ire multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable t habled sabled ction bits inction as Chip hip Select, PMi inction as Addr / bit ⁽¹⁾	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMR	:0>: Address/Dial and address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled frite Enable Strop MENB port is ena MENB port is ena MWR port is ena MWR port is ena MWR port is ena MWR port is dis Chip Select Fun- ed and PMCS2 fu functions as C and PMCS2 fu s Latch Polarity gh (PMALL and	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable bit sabled ction bits unction as Chip hip Select, PMu noction as Addr / bit ⁽¹⁾ EPMALH) PMALH)	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>
bit 10 bit 9 bit 8 bit 7-6 bit 5	ADRMUX<1: 11 = Reserve 10 = All 16 bi 01 = Lower e 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc 0 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/P 0 = PMWR/P 0 = PMWR/P 0 = PMRD/PI 0 = PMR	:0>: Address/Dial addits of address a ight bits of address and data apper the Enable Port ort is enabled ort is disabled write Enable Strop MENB port is a ead/Write Strop MWR port is an MWR port is an MWR port is an and PMCS2 fu functions as C and PMCS2 fu s Latch Polarity gh (PMALL and Select 1 Polarity	ata Multiplexing re multiplexed ess are multiple ear on separate Enable bit (16- bbe Port Enable disabled e Port Enable bit sabled ction bits unction as Chip hip Select, PMu noction as Addr / bit ⁽¹⁾ EPMALH) PMALH)	g Selection bits on PMD<7:0> p exed on PMD<7 pins Bit Master mod e bit bit Select CS1 functions a	:0> pins, uppe e) as Address Bit		on PMA<15:8>

- **2:** PMCS1 applies to Master mode and PMCS applies to Slave mode.
- **3:** This register is not available on 44-pin devices.

31.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 31-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 31-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions






TABLE 33-50: CANx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless	rd Operat otherwis	se stated) 40°C ≤ TA	.0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
CA10	TIOF	Port Output Fall Time		_	_	ns	See Parameter DO32
CA11	TIOR	Port Output Rise Time	_	_	_	ns	See Parameter DO31
CA20	TCWF	Pulse Width to Trigger CAN Wake-up Filter	120	_		ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 33-36: UARTX MODULE I/O TIMING CHARACTERISTICS




TABLE 33-51: UARTx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
UA10	TUABAUD	UARTx Baud Time	66.67			ns		
UA11	FBAUD	UARTx Baud Frequency	—		15	Mbps		
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	_	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE	33-60:	ADCx CONVERSION (10-BIT M	ODE) TI	MING R	EQUIRE	MENTS				
AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Typ. ⁽⁴⁾	Max.	Units	Conditions			
		Cloc	k Parame	eters		-	•			
AD50	TAD	ADCx Clock Period	75	_	_	ns				
AD51	tRC	ADCx Internal RC Oscillator Period	_	250		ns				
		Con	version I	Rate						
AD55	tCONV	Conversion Time	_	12 TAD	_	_				
AD56	FCNV	Throughput Rate	—	-	1.1	Msps	Using simultaneous sampling			
AD57a	TSAMP	Sample Time When Sampling Any ANx Input	2 Tad	—	_	—				
AD57b	TSAMP	Sample Time When Sampling the Op Amp Outputs	4 Tad	—	_	—				
		Timin	g Param	eters						
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	-	3 Tad	—	Auto-convert trigger not selected			
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	-	3 Tad	_				
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	_	_				
AD63	tDPU	Time to Stabilize Analog Stage		—	20	μS	(Note 3)			

Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality Note 1: is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The parameter, tDPU, is the time required for the ADCx module to stabilize at the appropriate level when the module is turned on (AD1CON1<ADON> = 1). During this time, the ADCx result is indeterminate.

4: These parameters are characterized, but not tested in manufacturing.

from ADC Off to ADC On⁽²⁾

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support