

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	-
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep256gm710-h-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

			01120															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Tin	ner1 Registe	er							0000
PR1	0102								Peri	iod Register	· 1							FFFF
T1CON	0104	TON		TSIDL	_	_		_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
TMR2	0106				•	•		•	Tin	ner2 Registe	er				•	•	•	0000
TMR3HLD	0108						Tim	er3 Holdir	ng Register	r (For 32-bit	timer opera	tions only)						xxxx
TMR3	010A								Tin	ner3 Registe	er							0000
PR2	010C								Per	iod Register	2							FFFF
PR3	010E								Per	iod Register	3							FFFF
T2CON	0110	TON	_	TSIDL	—		_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	—	TCS	_	0000
T3CON	0112	TON	_	TSIDL	—		_	_	_	_	TGATE	TCKPS1	TCKPS0	_	—	TCS	_	0000
TMR4	0114								Tin	ner4 Registe	er							0000
TMR5HLD	0116		Timer5 Holding Register (For 32-bit timer operations only)														xxxx	
TMR5	0118		Timer5 Register														0000	
PR4	011A	Period Register 4													FFFF			
PR5	011C								Per	iod Register	5							FFFF
T4CON	011E	TON	_	TSIDL	—		_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	—	TCS	_	0000
T5CON	0120	TON	_	TSIDL	—		_	_	_	_	TGATE	TCKPS1	TCKPS0	_	—	TCS	_	0000
TMR6	0122								Tin	ner6 Registe	er							0000
TMR7HLD	0124						Tim	er7 Holdir	ng Register	r (For 32-bit	timer opera	tions only)						xxxx
TMR7	0126								Tin	ner7 Registe	er							0000
PR6	0128								Per	iod Register	6							FFFF
PR7	012A								Per	iod Register	7							FFFF
T6CON	012C	TON	_	TSIDL	_	_	—	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T7CON	012E	TON	_	TSIDL	_	_	—	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR8	0130								Tin	ner8 Registe	er							0000
TMR9HLD	0132						Tim	er9 Holdir	ng Register	r (For 32-bit	timer opera	tions only)						xxxx
TMR9	0134								Tin	ner9 Registe	er							0000
PR8	0136								Per	iod Register	8							FFFF
PR9	0138								Peri	iod Register	9							FFFF
T8CON	013A	TON	—	TSIDL	—	_	_	—	—	—	TGATE	TCKPS1	TCKPS0	T32	—	TCS	—	0000
T9CON	013C	TON	_	TSIDL	_			_	—	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

dsPIC33EPXXXGM3XX/6XX/7XX

TABLE 4-4: TIMERS REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-58: PORTE REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	0E40		TRISE	<15:12>		—	—	_	—	—	—	—	_	_	_	—	—	F000
PORTE	0E42		RE<1	5:12>		_	_	_	_	—	_	_	_	_	_	_	_	xxxx
LATE	0E44		LATE<15:12>				_	_	_	—	_	_	_	_	_	_	_	xxxx
ODCE	0E46	ODCE<15:12>				_	_	_	_	—	_	_	_	_	_	_	_	0000
CNENE	0E48		CNIEE<15:12>				_	_	_	—	_	_	_	_	_	_	_	0000
CNPUE	0E4A	CNPUE<15:12>				_	_	_	_	—	_	_	_	_	_	_	_	0000
CNPDE	0E4C	CNPDE<15:12>			_	_	_	_	—	_	_	_	_	_	_	_	0000	
ANSELE	0E4E	ANSE<15:12>			_	_	_	_	_	—	—	_	_	_	_	_	0000	

dsPIC33EPXXXGM3XX/6XX/7XX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-59: PORTF REGISTER MAP FOR dsPIC33EPXXXGM310/710 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	_	—	TRISF	<13:12>	—	TRISF<10:9>		_	TRISF<7:4>		—	_	TRISF<1:0>		F303		
PORTF	0E52	_	—	RF<1	3:12>		RF<10:9>		-	RF<7:4>				—	_	RF<	1:0>	xxxx
LATF	0E54		—	LATF<	13:12>		LATF<10:9>		_	LATF<7:4>				—	_	LATF	<1:0>	xxxx
ODCF	0E56		—	ODCF<	<13:12>		ODCF<10:9>		_		ODCF	<7:4>		—	_	ODCF	<1:0>	0000
CNENF	0E58		—	CNIEF	<13:12>		CNIEF	CNIEF<10:9>		CNIEF<7:4>				—	_	CNIEF	<1:0>	0000
CNPUF	0E5A		—	CNPUF	<13:12>		CNPUF<10:9>		_	CNPUF<7:4>			—	_	CNPU	=<1:0>	0000	
CNPDF	0E5C	_	_	CNPDF	<13:12>	_	CNPDF<10:9>		_		CNPD	F<7:4>		_	_	CNPD	<1:0>	0000
ANSELF	0E4E	_	_	ANSF<	:13:12>	_	ANSF<	<10:9>	_	_	_	ANSF	<5:4>	_	_	_	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-60: PORTF REGISTER MAP FOR dsPIC33EPXXXGM306/706 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	0E50	_	_	—	_	_	—	_	_	_	_	_	—	_	—	TRISF	<1:0>	0003
PORTF	0E52	_	_	_	_	_	_	_	_	_	_	_	_	_	_	RF<	1:0>	xxxx
LATF	0E54	_	_	_	_	_	_	_	_	_	_	_	_	_	_	LATF	<1:0>	xxxx
ODCF	0E56	_	_	_	_	_	_	_	_	_	_	_	_	_	_	ODCF	<1:0>	0000
CNENF	0E58	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CNIEF	<1:0>	0000
CNPUF	0E5A	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CNPU	=<1:0>	0000
CNPDF	0E5C		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.3.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of Base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.

- Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
 - 2: Clearing the DSxPAG in software has no effect.

FIGURE 4-11: EDS MEMORY MAP

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG register, in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where the base address bit, EA<15> = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the Data Space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-11.

For more information on the PSV page access, using Data Space Page registers, refer to the "**Program Space Visibility from Data Space**" section in "**Program Memory**" (DS70613) of the "*dsPIC33/ PIC24 Family Reference Manual*".



REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER	R 4
---	-----

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_	—	—	—	—	—	—	—					
bit 15							bit 8					
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0					
	<u> </u>	U4MD		REFOMD	CTMUMD	<u> </u>	—					
bit 7							bit 0					
r												
Legend:												
R = Readable	e bit	W = Writable b	oit	U = Unimplemented bit, read as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	x = Bit is unkr	nown						
bit 15-6	Unimplemen	ted: Read as '0)'									
bit 5	U4MD: UART	4 Module Disal	ole bit									
	1 = UART4 m	odule is disable	ed									
	0 = UART4 m	odule is enable	d									
bit 4	Unimplemen	ted: Read as '0)'									
bit 3	REFOMD: Re	eference Clock	Module Disabl	e bit								
	1 = Reference	e clock module	is disabled									
	0 = Reference clock module is enabled											
bit 2	CTMUMD: C	TMU Module Di	sable bit									
	1 = CTMU mo	odule is disable	d									
	0 = CTMU mo	odule is enabled	t									

bit 1-0 Unimplemented: Read as '0'

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_	—	—	—	—	—	SPI3MD
bit 7			•				bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	PWM6MD:PWM1MD: PWMx (x = 1-6) Module Disable bit
	1 = PWMx module is disabled
	0 = PWMx module is enabled
bit 7-1	Unimplemented: Read as '0'
bit 0	SPI3MD: SPI3 Module Disable bit
	1 = SPI3 module is disabled 0 = SPI3 module is enabled

© 2013-2014 Microchip Technology Inc.

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment		Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment
010 1001	I/O	RP41		101 0101	—	_
010 1010	I/O	RP42		101 0110	—	_
010 1011	I/O	RP43		101 0111	—	_
101 1000	_	—		110 1100	—	—
101 1001		—		110 1101	—	—
101 1010	—	—		110 1110	—	_
101 1011				110 1111		—
101 1100		—		111 0000	I	RPI112
101 1101		—		111 0001	I/O	RP113
101 1110	I	RPI94		111 0010	—	—
101 1111	I	RPI95		111 0011	_	—
110 0000	Ι	RPI96		111 0100	—	—
110 0001	I/O	RP97		111 0101		—
110 0010		—		111 0110	I/O	RP118
110 0011		—		111 0111	I	RPI119
110 0100				111 1000	I/O	RP120
110 0101		—		111 1001	I	RPI121
110 0110		—		111 1010	—	—
110 0111		—		111 1011	—	—
110 1000	_	_] [111 1100	Ι	RPI124
110 1001	—	_]	111 1101	I/O	RP125
110 1010	—			111 1110	I/O	RP126
110 1011	—	_		111 1111	I/O	RP127
Logond: Shaded row	indicato	DDS Input register valu	ioc tha	t are unimplomented		

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

REGISTER 11-38: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	—			RP70	R<5:0>							
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	_		RP69R<5:0>									

bit 7	
-------	--

bit 7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP70R<5:0>: Peripheral Output Function is Assigned to RP70 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP69R<5:0>: Peripheral Output Function is Assigned to RP69 Output Pin bits (see Table 11-3 for peripheral function numbers)

Note 1: This register is not available on dsPIC33EPXXXGM304/604 devices.

REGISTER 11-39: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP97	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				RP81F	_{2<5} .0>(2)		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP97R<5:0>: Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP81R<5:0>: Peripheral Output Function is Assigned to RP81 Output Pin bits ⁽²⁾ (see Table 11-3 for peripheral function numbers)
Note 1:	This register is not available on dsPIC33EPXXXGM304/604 devices.

2: These bits are not available on dsPIC33EPXXXGM306/706 devices.

bit 0

bit 0

13.1 Timer Control Registers

REGISTER 13-1: TxCON (T2CON, T4CON, T6CON AND T8CON) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
_	TGATE	TCKPS1	TCKPS0	T32		TCS ⁽¹⁾	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	TON: Timerx $\frac{When T32 = 2}{1 = Starts 32-0} = Stops 32-0 \frac{When T32 = 2}{1 = Starts 16-0} = Stops 16-0 \frac{When T32 = 2}{1 = Stops 16-0} = Stops 16-0 W$	On bit <u>1:</u> bit Timerx/y bit Timerx/y <u>2:</u> bit Timerx bit Timerx					
hit 14	Unimplement	ted: Read as '	רי.				
bit 13	TSIDI : Timer	x Stop in Idle M	ode bit				
	1 = Discontinu 0 = Continues	ues module opera	eration when o tion in Idle mo	device enters I ode	dle mode		
bit 12-7	Unimplemen	ted: Read as '	כ'				
bit 6	TGATE: Time <u>When TCS =</u> This bit is igno <u>When TCS =</u> 1 = Gated tim 0 = Gated tim	erx Gated Time <u>1:</u> pred. <u>0:</u> e accumulatior e accumulatior	Accumulation is enabled is disabled	Enable bit			
bit 5-4	TCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 4:4						
bit 3	T32: 32-Bit Timer Mode Select bit 1 = Timerx and Timery form a single 32-bit timer 0 = Timerx and Timery act as two 16-bit timers						
bit 2	Unimplemen	ted: Read as '	כ'				
bit 1	TCS: Timerx (Clock Source S	Select bit ⁽¹⁾				
	1 = External c 0 = Internal cl	clock is from pir lock (FP)	n, TxCK (on th	e rising edge)			
bit 0	Unimplemen	ted: Read as '	כ'				
Note 1: Th	e TxCK pin is no	ot available on	all timers. Ref	er to the "Pin	Diagrams" sec	tion for the avai	ilable pins.

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Input Capture" (DS70000352), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGM3XX/6XX/7XX devices support up to eight input capture channels.

Key features of the input capture module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter



FIGURE 14-1: INPUT CAPTURE x MODULE BLOCK DIAGRAM

REGISTER 17-19: INTxHLDH: INTERVAL TIMERX HOLD HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	D<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	D<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						nown	

bit 15-0 INTHLD<31:16>: Holding Register for Reading and Writing INTxTMRH bits

REGISTER 17-20: INTxHLDL: INTERVAL TIMERx HOLD LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	.D<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	_D<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0 INTHLD<15:0>: Holding Register for Reading and Writing INTxTMRL bits

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX family of devices contains four UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGM3XX/6XX/7XX device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

Note: Hardware flow control using UxRTS and UxCTS is not available on all pin count devices. See the "Pin Diagrams" section for availability.

The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop Bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for All UART Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART module is shown in Figure 20-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UARTx SIMPLIFIED BLOCK DIAGRAM



© 2013-2014 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
—	—	—			DNCNT<4:0>				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-5	Unimplemen	ted: Read as '	0'						
bit 4-0	DNCNT<4:0>	•: DeviceNet™	Filter Bit Num	nber bits					
	10010-11111	1 = Invalid sele	ction						
	10001 = Con	npare up to Dat	a Byte 3, bit 6	6 with EID<17>	•				
	•								
	•								
	•								
	00001 = Compare up to Data Byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes								

REGISTER 21-2: CxCTRL2: CANx CONTROL REGISTER 2

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 15							bit 8
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
	ICODE6	ICODE5	ICODE4	ICODE3	ICODE2	ICODE1	ICODE0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	FILHIT<4:0>:	Filter Hit Num	ber bits				
	10000-11111	1 = Reserved					
	•	115					
	•						
	•	- 4					
	00001 = Filte	er 1 er O					
bit 7		t ed: Read as '	0'				
bit 6-0	ICODE<6:0>:	Interrupt Flag	Code bits				
	1000101-111	11111 = Reser	ved				
	1000100 = F	IFO almost full	interrupt				
	1000011 = R	eceiver overflo	w interrupt				
	1000010 = W 1000001 = F	rror interrupt	ρι				
	1000000 = N	lo interrupt					
	•	·					
	•						
	•	11111 = Reser	ved				
	0001111 = R	B15 buffer inte	errupt				
	•						
	•						
	0001001 = R	B9 buffer inter	rupt				
	0001000 = R	B8 buffer inter	rupt				
	0000111 = T	RB7 buffer inte	errupt				
	0000110 = I	RB6 buffer inte	errupt				
	0000101 = T 0000100 = T	RB4 buffer inte	errupt				
	0000011 = T	RB3 buffer inte	errupt				
	0000010 = T	RB2 buffer inte	errupt				
	0000001 = T	RB1 buffer inte	errupt				
	0000000 – 1		παρι				

REGISTER 21-3: CxVEC: CANx INTERRUPT CODE REGISTER

REGISTER 21-11: CxFEN1: CANx ACCEPTANCE FILTER ENABLE REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			FLTE	N<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			FLTE	N<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0

FLTEN<15:0>: Enable Filter n to Accept Messages bits

1 = Enables Filter n

0 = Disables Filter n

REGISTER 21-12: CxBUFPNT1: CANx FILTERS 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F3BP3	F3BP2	F3BP1	F3BP0	F2BP3	F2BP2	F2BP1	F2BP0		
bit 15	bit 15				•	•	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F1BP3	F1BP2	F1BP1	F1BP0	F0BP3	F0BP2	F0BP1	F0BP0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-12	F3BP<3:0>:	RX Buffer Masl	k for Filter 3 b	oits					
	1111 = Filter	hits received in	n RX FIFO bu	ffer					
	1110 = Filter	hits received in	n RX Buffer 14	4					
	•								
	•								
	• 0001 - Filter	hits received in	DY Buffer 1						
	0001 = Filter	hits received in	n RX Buffer 0						
bit 11-8	F2BP<3:0>:	RX Buffer Masl	k for Filter 2 b	oits (same value	es as bits 15-12	2)			
bit 7-4	F1BP<3:0>:	RX Buffer Masl	k for Filter 1 b	oits (same value	es as bits 15-12	2)			
bit 3-0	F0BP<3:0>:	RX Buffer Masl	k for Filter 0 b	oits (same value	es as bits 15-12	2)			

REGISTER 24-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk				nown			

bit 15-0 RSE<15:0>: DCI Receive Slot Enable bits

1 = CSDI data is received during Individual Time Slot n

0 = CSDI data is ignored during Individual Time Slot n

REGISTER 24-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
TSE<15:8>									
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			TSE	<7:0>					
bit 7 bi							bit 0		
Legend:									
R = Readable bitW = Writable bitU = Unimplemented bit, read				d as '0'					
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 15-0 TSE<15:0>: DCI Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during Individual Time Slot n

0 = CSDO pin is tri-stated or driven to logic '0' during the individual time slot, depending on the state of the CSDOM bit

25.2 PTG Control Registers

REGISTER 25-1: PTGCST: PTG CONTROL/STATUS REGISTER

	11.0	D/M/ 0		11.0			P/M/ 0	
	0-0			0-0				
PIGEN	_	PIGSIDL	PIGIOGL		PIGSWI	PIGSSEN	PIGIVIS	
DIL 15							DIL O	
		11.0	11.0	11.0	11.0		DAM 0	
		0-0	0-0	0-0	0-0			
bit 7	FIGWDIO			_	—	FIGHMIN	FIGHIND [®]	
bit i							bit 0	
Legend: HS = Hardware Settable bit								
R = Readable	bit	W = Writable bi	t	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at l	POR	'1' = Bit is set	-	'0' = Bit is cle	ared	x = Bit is unkr	nown	
		. 2		0 21110 010				
bit 15	PTGEN: PTG	Module Enable	bit					
	1 = PTG mod	lule is enabled						
	0 = PTG mod	lule is disabled						
bit 14	Unimplemen	ted: Read as '0	,					
bit 13	PTGSIDL: P	TG Stop in Idle N	/lode bit					
	1 = Discontin	ues module ope	ration when de	vice enters Idl	e mode			
	0 = Continue	s module operat	ion in Idle mod	e				
bit 12	PTGTOGL: F	PTG TRIG Outpu	It Toggle Mode	bit				
	1 = Toggles f	the state of the F		n execution of	the PTGTRIG C	command	rminod by the	
	value in t	the PTGPWDx b	oits	and will genera		SOX puise dele	initiae by the	
bit 11	Unimplemen	ted: Read as '0	3					
bit 10	PTGSWT: PT	G Software Trig	ger bit ⁽²⁾					
	1 = Triggers t	he PTG module						
	0 = No action	(clearing this bi	t will have no e	ffect)				
bit 9	PTGSSEN: F	TG Enable Sing	le-Step bit					
	1 = Enables S	Single-Step mod	e					
h # 0		Single-Step mod						
DIT 8	1 = Doodo o				rogistoro rotur	n the ourrest y	voluce of their	
		nding Counter/T	imer registers		Cx. PTGTx)			
	0 = Reads of	f the PTGSDLIM	, PTGCxLIM or	PTGTxLIM re	gisters return t	he value previo	usly written to	
	those PT	G Limit register	S					
bit 7	PTGSTRT: S	tart PTG Sequer	ncer bit					
	1 = Starts to s	sequentially exe	cute command	s (Continuous	mode)			
hit G			US Timor Timo cut	Status hit				
DILO	1 - PTC Wat	endog Timor bar	timer time-out	Status bit				
	0 = PTG Wat	chdog Timer has	s not timed out.					
bit 5-2	Unimplemen	ited: Read as '0	,					
Note 1: The	ese bits apply t	to the PTGWHI a	nd ptgwlo cor	nmands onlv.				

2: This bit is only used with the PTGCTRL Step command software trigger option.

26.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that are available in the dsPIC33EPXXXGM3XX/6XX/7XX devices. Configuration A (see Figure 26-5) takes advantage of the internal connection to the ADCx module to route the output of the op amp directly to the ADCx for measurement. Configuration B (see Figure 26-6) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 33-53 in **Section 33.0 "Electrical Characteristics"** describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

26.1.1 OP AMP CONFIGURATION A

Figure 26-5 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADCx. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADCx module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADCx internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 33-52 in Section 33.0 "Electrical Characteristics" for the typical value of RINT1. Table 33-57 and Table 33-58 in Section 33.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADCx module in this configuration. Figure 26-5 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.



FIGURE 26-5: OP AMP CONFIGURATION A

Note 1: See Table 33-56 for the Typical value.

- 2: See Table 33-52 for the Minimum value for the feedback resistor.
- 3: See Table 33-59 and Table 33-60 for the Minimum Sample Time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	—	_	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E
bit 7	bit 7						bit 0
Legend:		HS = Hardwar	re Settable bit				
R = Readab	le bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t Reset	'1' = Bit is set		'0' = Bit is clea	nown		
bit 15	IBF: Input Bu	ffer Full Status	bit				
	1 = All writabl	e Input Buffer r	egisters are fu	II			
	0 = Some or a	all of the writabl	le Input Buffer	registers are er	mpty		
bit 14	IBOV: Input E	Buffer Overflow	Status bit	1			
	1 = A write at 0 = No overflo	tempt to a full li	nput Byte regis	ster occurred (n	nust be cleared	i in soπware)	
bit 13-12	Unimplemen	ted: Read as ')'				
bit 11-8	IB3F:IB0F: In	nput Buffer x Sta	atus Full bit				
	1 = Input Buff	fer x contains da	ata that has no	t been read (re	ading buffer wi	ill clear this bit))
	0 = Input Buff	fer x does not c	ontain any unr	ead data	0	,	
bit 7	OBE: Output	Buffer Empty S	tatus bit				
	1 = All readat	ole Output Buffe	er registers are	empty			
	0 = Some or a	all of the readat	ole Output Buff	fer registers are	e full		
bit 6	OBUF: Outpu	ut Buffer Underf	low Status bit				
	1 = A read oc	curred from an	empty Output	Byte register (r	nust be cleared	d in software)	

REGISTER 28-5: PMSTAT: PARALLEL MASTER PORT STATUS REGISTER (SLAVE MODE ONLY)⁽¹⁾

	0 = No underflow occurred
bit 5-4	Unimplemented: Read as '0'

- bit 3-0 **OB3E:OB0E:** Output Buffer x Status Empty bit
 - 1 = Output Buffer x is empty (writing data to the buffer will clear this bit)
 - 0 = Output Buffer x contains data that has not been transmitted

Note 1: This register is not available on 44-pin devices.

АС СНА	ARACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽⁴⁾		Min. ⁽¹⁾	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	_	μS		
			400 kHz mode	Tcy/2 (BRG + 2)		μS		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	_	μS		
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 2)	_	μS		
			400 kHz mode	Tcy/2 (BRG + 2)		μS		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	—	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns		
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0		μS		
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	0.2	_	μS		
IM30	TSU:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 2)	_	μS	Only relevant for	
		Setup Time	400 kHz mode	TCY/2 (BRG + 2)	—	μS	Repeated Start	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	condition	
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 2)	_	μS	After this period, the	
		Hold Time	400 kHz mode	Tcy/2 (BRG +2)	—	μS	first clock pulse is	
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	generated	
IM33	TSU:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 2)	_	μS		
		Setup Time	400 kHz mode	TCY/2 (BRG + 2)		μS		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS		
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 2)		μS		
		Hold Time	400 kHz mode	TCY/2 (BRG + 2)		μS		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS		
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns		
		From Clock	400 kHz mode	—	1000	ns		
			1 MHz mode ⁽²⁾	—	400	ns		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be	
			400 kHz mode	1.3		μS	free before a new	
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start	
IM50	Св	Bus Capacitive L	oading	—	400	pF		
IM51	TPGD	Pulse Gobbler Delay		65	390	ns	(Note 3)	

TABLE 33-48: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to the "*dsPIC33/PIC24 Family Reference* Manual", "Inter-Integrated Circuit™ (I²C™)" (DS70000195). Please see the Microchip web site for the latest "*dsPIC33E/PIC24E Family Reference Manual*" sections.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.

4: These parameters are characterized, but not tested in manufacturing.

АС СНА	RACTERI	STICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param. No.	Symbol	Characteristic ⁽³⁾		Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	
			400 kHz mode	1.3		μS	
			1 MHz mode ⁽¹⁾	0.5	—	μS	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5		μS	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	
	Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	100	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0		μS	
			400 kHz mode	0	0.9	μS	
			1 MHz mode ⁽¹⁾	0	0.3	μS	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated
			400 kHz mode	0.6	—	μS	Start condition
			1 MHz mode ⁽¹⁾	0.25		μS	
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first
		Hold Time	400 kHz mode	0.6		μS	CIOCK PUISE IS Generated
			1 MHz mode ⁽¹⁾	0.25		μS	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	
		Setup Time	400 kHz mode	0.6	—	μS	
			1 MHz mode(")	0.6	—	μS	
IS34	THD:STO	Stop Condition	100 kHz mode	4		μS	-
		Hold Time	400 kHz mode	0.6		μS	-
			1 MHz mode(")	0.25		μS	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	-
		From Clock	400 kHz mode	0	1000	ns	
10.15	-		1 MHz mode()	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3		μS	can start
			1 MHz mode ⁽¹⁾	0.5	—	μS	
IS50	Св	Bus Capacitive Lo	bading	—	400	pF	
IS51	TPGD	Pulse Gobbler Delay		65	390	ns	(Note 2)

TABLE 33-49: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: The Typical value for this parameter is 130 ns.

3: These parameters are characterized, but not tested in manufacturing.

35.2 Package Details

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Lead Pitch	е		0.80 BSC			
Overall Height	Α	-	-	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45 0.60 0.75				
Footprint	L1	1.00 REF				
Foot Angle	¢	0° 3.5° 7				
Overall Width	E	12.00 BSC				
Overall Length	D	12.00 BSC				
Molded Package Width	E1	10.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Thickness	С	0.09 – 0.20				
Lead Width	b	0.30	0.37	0.45		
Mold Draft Angle Top	α	11° 12° 13°				
Mold Draft Angle Bottom	β	11° 12° 13°				

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B