



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | - |
| Connectivity | I ² C, IrDA, LINbus, QEI, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 512KB (170K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 48K x 8 |
| Voltage - Supply (Vcc/Vdd) | - |
| Data Converters | A/D 18x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 150°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gm304-h-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXXGM3XX/ 6XX/7XX devices is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXXGM3XX/ 6XX/7XX devices contain control registers for Modulo

Addressing and Bit-Reversed Addressing, and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory-mapped, as shown in Table 4-1.

| Register(s) Name | Description |
|---|---|
| W0 through W15 | Working Register Array |
| ACCA, ACCB | 40-Bit DSP Accumulators |
| PC | 23-Bit Program Counter |
| SR | ALU and DSP Engine Status register |
| SPLIM | Stack Pointer Limit Value register |
| TBLPAG | Table Memory Page Address register |
| DSRPAG | Extended Data Space (EDS) Read Page register |
| DSWPAG | Extended Data Space (EDS) Write Page register |
| RCOUNT | REPEAT Loop Count register |
| DCOUNT | DO Loop Count register |
| DOSTARTH ⁽¹⁾ , DOSTARTL ⁽¹⁾ | DO Loop Start Address register (High and Low) |
| DOENDH, DOENDL | DO Loop End Address register (High and Low) |
| CORCON | Contains DSP Engine, DO Loop Control and Trap Status bits |

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: The DOSTARTH and DOSTARTL registers are read-only.

dsPIC33EPXXXGM3XX/6XX/7XX





| | | | 01120 | | | | | | | | | | | | | | | |
|-------------|-------|--------|--------|--------|--------|--------|--------|------------|-------------|---------------|-------------|-------------|--------|-------|-------|-------|-------|---------------|
| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| TMR1 | 0100 | | | | | | | | Tin | ner1 Registe | er | | | | | | | 0000 |
| PR1 | 0102 | | | | | | | | Peri | iod Register | · 1 | | | | | | | FFFF |
| T1CON | 0104 | TON | | TSIDL | _ | _ | | _ | — | _ | TGATE | TCKPS1 | TCKPS0 | _ | TSYNC | TCS | _ | 0000 |
| TMR2 | 0106 | | | | • | | | • | Tin | ner2 Registe | er | | | | • | • | • | 0000 |
| TMR3HLD | 0108 | | | | | | Tim | er3 Holdir | ng Register | r (For 32-bit | timer opera | tions only) | | | | | | xxxx |
| TMR3 | 010A | | | | | | | | Tin | ner3 Registe | er | | | | | | | 0000 |
| PR2 | 010C | | | | | | | | Per | iod Register | 2 | | | | | | | FFFF |
| PR3 | 010E | | | | | | | | Per | iod Register | 3 | | | | | | | FFFF |
| T2CON | 0110 | TON | _ | TSIDL | — | | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | T32 | — | TCS | _ | 0000 |
| T3CON | 0112 | TON | _ | TSIDL | — | | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | — | TCS | _ | 0000 |
| TMR4 | 0114 | | | | | | | | Tin | ner4 Registe | er | | | | | | | 0000 |
| TMR5HLD | 0116 | | | | | | Tim | er5 Holdir | ng Register | r (For 32-bit | timer opera | tions only) | | | | | | xxxx |
| TMR5 | 0118 | | | | | | | | Tin | ner5 Registe | er | | | | | | | 0000 |
| PR4 | 011A | | | | | | | | Per | iod Register | 4 | | | | | | | FFFF |
| PR5 | 011C | | | | | | | | Per | iod Register | 5 | | | | | | | FFFF |
| T4CON | 011E | TON | _ | TSIDL | — | | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | T32 | _ | TCS | _ | 0000 |
| T5CON | 0120 | TON | _ | TSIDL | — | | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | — | TCS | _ | 0000 |
| TMR6 | 0122 | | | | | | | | Tin | ner6 Registe | er | | | | | | | 0000 |
| TMR7HLD | 0124 | | | | | | Tim | er7 Holdir | ng Register | r (For 32-bit | timer opera | tions only) | | | | | | xxxx |
| TMR7 | 0126 | | | | | | | | Tin | ner7 Registe | er | | | | | | | 0000 |
| PR6 | 0128 | | | | | | | | Per | iod Register | 6 | | | | | | | FFFF |
| PR7 | 012A | | | | | | | | Per | iod Register | 7 | | | | | | | FFFF |
| T6CON | 012C | TON | _ | TSIDL | _ | _ | — | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | T32 | _ | TCS | _ | 0000 |
| T7CON | 012E | TON | _ | TSIDL | _ | _ | — | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | _ | TCS | _ | 0000 |
| TMR8 | 0130 | | | | | | | | Tin | ner8 Registe | er | | | | | | | 0000 |
| TMR9HLD | 0132 | | | | | | Tim | er9 Holdir | ng Register | r (For 32-bit | timer opera | tions only) | | | | | | xxxx |
| TMR9 | 0134 | | | | | | | | Tin | ner9 Registe | er | | | | | | | 0000 |
| PR8 | 0136 | | | | | | | | Per | iod Register | 8 | | | | | | | FFFF |
| PR9 | 0138 | | | | | | | | Peri | iod Register | 9 | | | | | | | FFFF |
| T8CON | 013A | TON | — | TSIDL | — | _ | _ | — | — | — | TGATE | TCKPS1 | TCKPS0 | T32 | — | TCS | — | 0000 |
| T9CON | 013C | TON | _ | TSIDL | _ | | | _ | — | _ | TGATE | TCKPS1 | TCKPS0 | _ | _ | TCS | _ | 0000 |

dsPIC33EPXXXGM3XX/6XX/7XX

TABLE 4-4: TIMERS REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-42: CTMU REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|---------|---------|----------|----------|----------|----------|----------|----------|---------|---------|----------|----------|----------|----------|-------|-------|---------------|
| CTMUCON1 | 033A | CTMUEN | | CTMUSIDL | TGEN | EDGEN | EDGSEQEN | IDISSEN | CTTRIG | — | — | — | — | | — | _ | _ | 0000 |
| CTMUCON2 | 033C | EDG1MOD | EDG1POL | EDG1SEL3 | EDG1SEL2 | EDG1SEL1 | EDG1SEL0 | EDG2STAT | EDG1STAT | EDG2MOD | EDG2POL | EDG2SEL3 | EDG2SEL2 | EDG2SEL1 | EDG2SEL0 | | — | 0000 |
| CTMUICON | 033E | ITRIM5 | ITRIM4 | ITRIM3 | ITRIM2 | ITRIM1 | ITRIM0 | IRNG1 | IRNG0 | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-43: JTAG INTERFACE REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|----------|-------|--------|--------|--------|--------|--------|------------------|-------|--------|---------|-------|-------|-------|-------|-------|-------|-------|---------------|
| JDATAH | 0FF0 | | _ | _ | _ | | JDATAH<27:16> xx | | | | | | | | | | xxxx | |
| JDATAL | 0FF2 | | | | | | | | JDATAI | _<15:0> | | | | | | | | 0000 |

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-44: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

| File Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------|--------|---|---------|---------|---------|--------|-----------------|--------------|---------|---------|-------|-------|-------|-------|-------|-------|---------------|
| ALRMVAL | 0620 | | Alarm Value Register Window Based on ALRMPTR<1:0> | | | | | | | | | | | | | xxxx | | |
| ALCFGRPT | 0622 | ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASK0 | ALRMPTR1 | ALRMPTR0 | ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 | 0000 |
| RTCVAL | 0624 | | | | | | RTCC V | alue Register \ | Window Based | on RTCP | TR<1:0> | | | | | | | xxxx |
| RCFGCAL | 0626 | RTCEN | _ | RTCWREN | RTCSYNC | HALFSEC | RTCOE | RTCPTR1 | RTCPTR0 | CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | 0000 |

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 5-2: NVMADRU: NONVOLATILE MEMORY UPPER ADDRESS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-------|-------|--------|----------|-------|-------|-------|
| _ | — | | — | | _ | | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | NVMADR | U<23:16> | | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADRU<23:16>:** Nonvolatile Memory Upper Write Address bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

REGISTER 5-3: NVMADR: NONVOLATILE MEMORY LOWER ADDRESS REGISTER

'1' = Bit is set

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|------------------|-------|------------------|-------|--------------|------------------|----------|--------|
| 1017 A | | | | | 1010 A | | 1010 A |
| | | | NVMA | DR<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | NVMA | DR<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit | | W = Writable bit | | U = Unimpler | mented bit. read | l as '0' | |

bit 15-0 **NVMADR<15:0>:** Nonvolatile Memory Lower Write Address bits Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written to by the user application.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|---------------------------------|-----------------------------------|------------------|-----------------------------|-----------------------|----------------|-------|
| NSTDIS | OVAERR | OVBERR | COVAERR | COVBERR | OVATE | OVBTE | COVTE |
| bit 15 | | | | | | | bit 8 |
| | | | | | = | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
| SFTACERR | DIV0ERR | DMACERR | MATHERR | ADDRERR | STKERR | OSCFAIL | — |
| bit 7 | | | | | | | bit 0 |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | II = I Inimplem | ented bit read | as '0' | |
| -n = Value at F | | '1' = Rit is set | bit | ·0' = Bit is clea | red | x = Bit is unk | nown |
| | | | | | | | nown |
| bit 15 | NSTDIS: Inte | errupt Nesting | Disable bit | | | | |
| | 1 = Interrupt | nesting is disa | bled | | | | |
| | 0 = Interrupt | nesting is ena | bled | | | | |
| bit 14 | OVAERR: A | ccumulator A C | Overflow Trap F | lag bit | | | |
| | 1 = Trap was | s caused by ov | erflow of Accur | mulator A | | | |
| hit 10 | | s not caused by | | Coumulator A | | | |
| DIL 13 | | | orflow of Accur | nay bit mulator B | | | |
| | 1 = Trap was 0 = Trap was | s not caused by ov | y overflow of A | ccumulator B | | | |
| bit 12 | COVAERR: | Accumulator A | Catastrophic (| Overflow Trap F | lag bit | | |
| | 1 = Trap was | s caused by ca | tastrophic over | flow of Accumu | lator A | | |
| | 0 = Trap was | s not caused by | y catastrophic o | overflow of Accu | imulator A | | |
| bit 11 | COVBERR: | Accumulator E | Catastrophic | Overflow Trap F | lag bit | | |
| | 1 = Irap was 0 = Trap was | s caused by ca s not caused by | tastrophic over | tiow of Accumul | lator B Imulator B | | |
| bit 10 | OVATE: Acc | umulator A Ov | erflow Trap En | able bit | | | |
| | 1 = Trap ove | erflow of Accum | nulator A | | | | |
| | 0 = Trap is d | lisabled | | | | | |
| bit 9 | OVBTE: Acc | cumulator B Ov | erflow Trap En | able bit | | | |
| | 1 = Trap ove | erflow of Accum | nulator B | | | | |
| 1.1.0 | | | | . 1 1. 11 | | | |
| DIT 8 | 1 - Tran on | astrophic Over | TIOW Trap Enac | DIE DIT mulator A or R i | s onablod | | |
| | 1 = Trap of 0 0 = Trap is d | lisabled | | | senableu | | |
| bit 7 | SFTACERR | : Shift Accumu | ator Error Stat | us bit | | | |
| | 1 = Math err | or trap was cau | used by an inva | alid accumulator | shift | | |
| | 0 = Math err | or trap was not | caused by an | invalid accumul | ator shift | | |
| bit 6 | DIVOERR: D | ivide-by-Zero I | Error Status bit | | | | |
| | 1 = Math err | or trap was cau | used by a divid | e-by-zero | | | |
| bit 5 | | | r Trop Elog bit | iivide-by-zero | | | |
| bit 5 | 1 = DMA Co | ntroller tran ha | s occurred | | | | |
| | 0 = DMA Co | ntroller trap ha | s not occurred | | | | |
| bit 4 | MATHERR: | Math Error Sta | tus bit | | | | |
| | 1 = Math err | or trap has occ | urred | | | | |
| | 0 = Math err | or trap has not | occurred | | | | |

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

| bit 3 | ADDRERR: Address Error Trap Status bit |
|-------|--|
| | 1 = Address error trap has occurred |
| | 0 = Address error trap has not occurred |
| bit 2 | STKERR: Stack Error Trap Status bit |
| | 1 = Stack error trap has occurred |
| | 0 = Stack error trap has not occurred |
| bit 1 | OSCFAIL: Oscillator Failure Trap Status bit |
| | 1 = Oscillator failure trap has occurred |
| | 0 = Oscillator failure trap has not occurred |
| bit 0 | Unimplemented: Read as '0' |

R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 **FLTMD FLTOUT FLTTRIEN** OCINV ___ OC32 ____ ____ bit 15 bit 8 R/W-0 R/W-0, HS R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 OCTRIG OCTRIS SYNCSEL4 SYNCSEL2 TRIGSTAT SYNCSEL3 SYNCSEL1 SYNCSEL0 bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 FLTMD: Fault Mode Select bit 1 = Fault mode is maintained until the Fault source is removed; the corresponding OCFLTx bit is cleared in software and a new PWM period starts 0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts bit 14 FLTOUT: Fault Out bit 1 = PWM output is driven high on a Fault 0 = PWM output is driven low on a Fault bit 13 FLTTRIEN: Fault Output State Select bit 1 = OCx pin is tri-stated on a Fault condition 0 = OCx pin I/O state is defined by the FLTOUT bit on a Fault condition bit 12 OCINV: OCx Invert bit 1 = OCx output is inverted 0 = OCx output is not inverted bit 11-9 Unimplemented: Read as '0' bit 8 OC32: Cascade Two OCx Modules Enable bit (32-bit operation) 1 = Cascade module operation is enabled 0 = Cascade module operation is disabled bit 7 OCTRIG: OCx Trigger/Sync Select bit 1 = Triggers OCx from source designated by the SYNCSELx bits 0 = Synchronizes OCx with source designated by the SYNCSELx bits bit 6 **TRIGSTAT:** Timer Trigger Status bit 1 = Timer source has been triggered and is running 0 = Timer source has not been triggered and is being held clear bit 5 OCTRIS: OCx Output Pin Direction Select bit 1 = Output Compare x is tri-stated 0 = Output Compare x module drives the OCx pin **Note 1:** Do not use the OCx module as its own synchronization or trigger source. 2: When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it. 3: Each Output Compare x module (OCx) has one PTG Trigger/Sync source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information. PTGO4 = OC1, OC5PTGO5 = OC2, OC6PTGO6 = OC3, OC7 PTGO7 = OC4, OC8

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

REGISTER 16-9: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

| R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|----------|-----|-----|-----|-----|-----|----------|----------|
| CHPCLKEN | — | — | — | _ | — | CHOPCLK9 | CHOPCLK8 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CHOPCLK7 | CHOPCLK6 | CHOPCLK5 | CHOPCLK4 | CHOPCLK3 | CHOPCLK2 | CHOPCLK1 | CHOPCLK0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15 | CHPCLKEN: Enable Chop Clock Generator bit |
|-----------|--|
| | 1 = Chop clock generator is enabled |
| | 0 = Chop clock generator is disabled |
| bit 14-10 | Unimplemented: Read as '0' |
| bit 9-0 | CHOPCLK<9:0>: Chop Clock Divider bits |
| | The frequency of the chop clock signal is given by the following expression: Chop Frequency = (FP/PCLKDIV<2:0>)/(CHOP<9:0> + 1) |

REGISTER 16-10: MDC: PWMx MASTER DUTY CYCLE REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|-------|----------------|-------|--------------|-----------------|-----------|-------|
| | | | MDC | C<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | MD | C<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | oit | U = Unimpler | mented bit, rea | ad as '0' | |
| -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow | | | | | nown | | |

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

REGISTER 17-8: INDXxCNTH: INDEX COUNTER x HIGH WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|--|-------|------------------|-------|------------------|-------|-----------------|-------|--|--|--|
| | | | INDXC | NT<31:24> | | | | | | |
| bit 15 bit 8 | | | | | | | | | | |
| | | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | | | INDXC | NT<23:16> | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | | | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | | |

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter x Register (INDXxCNT) bits

REGISTER 17-9: INDXxCNTL: INDEX COUNTER x LOW WORD REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|------------------|-----------------|-----------------|-------|
| | | | INDXC | NT<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | INDXC | CNT<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | bit | U = Unimpler | mented bit, rea | id as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter x Register (INDXxCNT) bits

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Serial Peripheral Interface (SPI)" (DS70005185), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the Motorola[®] SPI and SIOP interfaces. The dsPIC33EPXXXGM3XX/6XX/7XX device family offers three SPI modules on a single device. These modules, which are designated as SPI1, SPI2 and SPI3, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 and SPI3. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1, SPI2 and SPI3 modules.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 and SPI3 modules take advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of these modules, but results in a lower maximum speed. See **Section 33.0** "**Electrical Characteristics**" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.

BUFFER 21-5: CANx MESSAGE BUFFER WORD 4

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-----------------|-------|------------------|-------|------------------|-----------------|----------------|-------|
| | | | Byte | 3<15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | | | Byte | 2<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | bit | U = Unimpler | nented bit, rea | ad as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unk | nown |

bit 15-8 Byte 3<15:8>: CANx Message Byte 3

bit 7-0 Byte 2<7:0>: CANx Message Byte 2

BUFFER 21-6: CANx MESSAGE BUFFER WORD 5

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
|------------------------------------|-------------|----------------|-----------|---|-------|-------|-------|--|
| | | | Byte | 5<15:8> | | | | |
| bit 15 | | | | | | | bit 8 | |
| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | |
| | | | Byte | 4<7:0> | | | | |
| bit 7 | | | | | | | bit 0 | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR '1' = Bit is set | | | | '0' = Bit is cleared x = Bit is unknown | | | | |
| bit 15 9 | | | ao Puto F | | | | | |
| 01010-0 | Dyte 5<15:0 | >: CAINX Messa | уе Буlе 5 | | | | | |

bit 7-0 Byte 4<7:0>: CANx Message Byte 4

REGISTER 25-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2) (CONTINUED)

| bit 4 | OC1CS: Clock Source for OC1 bit |
|---------|--|
| | 1 = Generates clock pulse when the broadcast command is executed |
| | 0 = Does not generate clock pulse when the broadcast command is executed |
| bit 3 | OC4TSS: Trigger/Synchronization Source for OC4 bit |
| | 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed |
| bit 2 | OC3TSS: Trigger/Synchronization Source for OC3 bit |
| | 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed |
| bit 1 | OC2TSS: Trigger/Synchronization Source for OC2 bit |
| | 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed |
| bit 0 | OC1TSS: Trigger/Synchronization Source for OC1 bit |
| | 1 = Generates trigger/synchronization when the broadcast command is executed 0 = Does not generate trigger/synchronization when the broadcast command is executed |
| Note 1: | This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and |

- PTGSTRT = 1).
- 2: This register is only used with the PTGCTRL OPTION = 1111 Step command.



FIGURE 26-2: OP AMP/COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

REGISTER 26-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

bit 3-0 SELSRCA<3:0>: Mask A Input Select bits 1111 = FLT4

1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L

- 0001 = PWM1H
- 0000 = PWM1L

NOTES:

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾ (CONTINUED)

- bit 5-2
 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TP

 0001 = Wait of additional 1 TP
 0000 = No additional Wait cycles (operation forced into one TP)

 bit 1-0
 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits^(1,2,3)
 11 = Wait of 4 TP
 10 = Wait of 3 TP
 01 = Wait of 2 TP
 00 = Wait of 1 TP
- Note 1: The applied Wait state depends on whether data and address are multiplexed or demultiplexed. See Section 4.1.8 "Wait States" in the "Parallel Master Port (PMP)" (DS70576) in the "dsPIC33/PIC24 Family Reference Manual" for more information.
 - 2: WAITB<1:0> and WAITE<1:0> bits are ignored whenever WAITM<3:0> = 0000.
 - **3:** TP = 1/FP.
 - 4: This register is not available on 44-pin devices.

Г

| AC CHARACTERISTICS | | | (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended | | | | | |
|--------------------|-----------|--|--|--|------|---------------|-------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min. | Тур. | Max. | Units | Conditions |
| TB10 | ТтхН | TxCK High Time | Synchronous mode | Greater of: 20 or (Tcy + 20)/N | _ | _ | ns | Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256) |
| TB11 | ΤτxL | TxCK Low Time | Synchronous mode | Greater of: 20 or (Tcy + 20)/N | _ | _ | ns | Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256) |
| TB15 | ΤτχΡ | TxCK Input Period | Synchronous mode | Greater of: 40 or (2 Tcy + 40)/N | — | _ | ns | N = Prescale value (1, 8, 64, 256) |
| TB20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | 0.75 Tcy + 40 | | 1.75 Tcy + 40 | ns | |

TABLE 33-23: TIMER2 AND TIMER4 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS . .

... ~

.

.

.

Note 1: These parameters are characterized, but are not tested in manufacturing.

| AC CHARACTERISTICS | | | | Standard Ope (unless other Operating tem | erating rwise st nperatur | Conditions: 3.(ated) e -40°C ≤ TA ≤ -40°C ≤ TA ≤ |)V to 3. 0 ≦ +85°C ≦ +125°C | 6 V for Industrial C for Extended |
|--------------------|-----------|--|-----------------------------|--|---------------------------------|--|--|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | | Min. | Тур. | Max. | Units | Conditions |
| TC10 | ТтхН | TxCK High Time | Synchronous | Тсү + 20 | | | ns | Must also meet Parameter TC15 |
| TC11 | ΤτxL | TxCK Low Time | Synchronous | Tcy + 20 | | _ | ns | Must also meet Parameter TC15 |
| TC15 | ΤτχΡ | TxCK Input Period | Synchronous, with Prescaler | 2 Tcy + 40 | | _ | ns | N = Prescale value (1, 8, 64, 256) |
| TC20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | 0.75 Tcy + 40 | | 1.75 Tcy + 40 | ns | |

Note 1: These parameters are characterized, but are not tested in manufacturing.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL 1

| Units | | MILLIMETERS | | | |
|--------------------------|----|-------------|------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Number of Leads | N | 64 | | | |
| Lead Pitch | е | 0.50 BSC | | | |
| Overall Height | Α | - | - | 1.20 | |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 | |
| Standoff | A1 | 0.05 | - | 0.15 | |
| Foot Length | L | 0.45 | 0.60 | 0.75 | |
| Footprint | L1 | 1.00 REF | | | |
| Foot Angle | ¢ | 0° | 3.5° | 7° | |
| Overall Width | E | 12.00 BSC | | | |
| Overall Length | D | 12.00 BSC | | | |
| Molded Package Width | E1 | 10.00 BSC | | | |
| Molded Package Length | D1 | 10.00 BSC | | | |
| Lead Thickness | С | 0.09 | - | 0.20 | |
| Lead Width | b | 0.17 | 0.22 | 0.27 | |
| Mold Draft Angle Top | α | 11° | 12° | 13° | |
| Mold Draft Angle Bottom | β | 11° | 12° | 13° | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



NX Øb

A B

С

С

0.15M

0.08M

Ð







ΩΟ(

0 0 C

000

| Units | | MILLIMETERS | | | |
|--------------------|------------------|-------------|------|------|--|
| Dimension | Dimension Limits | | NOM | MAX | |
| Number of Contacts | Ν | 121 | | | |
| Contact Pitch | е | 0.80 BSC | | | |
| Overall Height | Α | 1.00 | 1.10 | 1.20 | |
| Ball Height | A1 | 0.25 | 0.30 | 0.35 | |
| Overall Width | E | 10.00 BSC | | | |
| Array Width | E1 | 8.00 BSC | | | |
| Overall Length | D | 10.00 BSC | | | |
| Array Length | D1 | 8.00 BSC | | | |
| Contact Diameter | b | 0.35 | 0.40 | 0.45 | |

Notes:

- 1. Ball A1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.
- 4. Ball interface to package body: 0.37mm nominal diameter.

Microchip Technology Drawing C04-148 Rev F Sheet 2 of 2