

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gm310-e-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin #	Full Pin Name	Pin #	Full Pin Name
E1	PWM6H/T8CK/RD4	J8	No Connect
E2	PWM6L/T9CK/RD3	J9	No Connect
E3	AN19/RP118/PMA5/RG6	J10	AN41/RP81/RE1
E4	PWM5H/RD2	J11	AN30/SDA1/RPI52/RC4
E5	No Connect	K1	PGED3/OA2IN-/AN2/C2IN1-/SS1/RPI32/CTED2/RB0
E6	RP113/RG1	K2	PGEC3/CVREF+/OA1OUT/AN3/C1IN4-/C4IN2-/RPI33/ CTED1/RB1
E7	No Connect	К3	VREF+/AN34/PMA7/RF10
K4	OA3OUT/AN6/C3IN4-/C4IN4-/C4IN1+/RP48/OCFB/RC0	L3	AVss
K5	No Connect	L4	OA3IN-/AN7/C3IN1-/C4IN1-/RP49/RC1
K6	AN37/RF12	L5	OA3IN+/AN8/C3IN3-/C3IN1+/RPI50/U1RTS/BCLK1/FLT3/ PMA13/RC2
K7	AN14/RPI94/FLT7/PMA1/RE14	L6	AN36/RF13
K8	VDD	L7	AN13/C3IN2-/U2CTS/FLT6/PMA10/RE13
K9	AN39/RD15	L8	AN15/RPI95/FLT8/PMA0/RE15
K10	OA5IN+/AN24/C5IN3-/C5IN1+/SDO1/RP20/T1CK/RA4	L9	AN38/RD14
K11	AN40/RPI80/RE0	L10	SDA2/RPI24/PMA9/RA8
L1	PGEC1/OA1IN+/AN4/C1IN3-/C1IN1+/C2IN3-/RPI34/RB2	L11	FLT32/SCL2/RP36/PMA8/RB4
12			

TABLE 2:PIN NAMES: dsPIC33EP128/256/512GM310/710 DEVICES^(1,2,3) (CONTINUED)

Note 1: The RPn/RPIn pins can be used by any remappable peripheral with some limitation. See Section 11.4 "Peripheral Pin Select (PPS)" for available peripherals and for information on limitations.

2: Every I/O port pin (RAx-RGx) can be used as a Change Notification pin (CNAx-CNGx). See Section 11.0 "I/O Ports" for more information.

3: The availability of I²C™ interfaces varies by device. Selection (SDAx/SCLx or ASDAx/ASCLx) is made using the device Configuration bits, ALTI2C1 and ALTI2C2 (FPOR<5:4>). See Section 30.0 "Special Features" for more information.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 1 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor greater than 4.7 μ F (10 μ F is recommended), 16V connected to ground. The type can be ceramic or tantalum. See **Section 33.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See **Section 30.3 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the \overline{MCLR} pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





FIGURE 4-7: DATA MEMORY MAP FOR 512-KBYTE DEVICES

NOTES:

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby mode when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				CSCK2R<6:0	>		
bit 15	·						bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				CSDIR<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at POR (1' = Bit is set				'0' = Bit is cle	nown		
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-8	CSCK2R<6 (see Table 1	:0>: Assign DCI 1-2 for input pin	Clock Input (selection nu	(CSCK) to the C mbers)	Corresponding	RPn Pin bits	
	1111100 =	Input tied to RPI	124				
	•						
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss	3				
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-0	CSDIR<6:0	>: Assign DCI D	ata Input (CS	DI) to the Corre	sponding RP	n Pin bits	
	(see Table 1	1-2 for input pin	selection nui	mbers)			
	1111100 =	Input tied to RPI	124				
	•						
	•						
	0000001 =	Input tied to CM	P1				
	0000000 =	Input tied to Vss	6				

REGISTER 11-18: RPINR24: PERIPHERAL PIN SELECT INPUT REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—		—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		COFSR<6:0>					
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

REGISTER 11-19: RPINR25: PERIPHERAL PIN SELECT INPUT REGISTER 25

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **COFSR<6:0>:** Assign DCI Frame Sync Input (COFS) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111100 = Input tied to RPI124

•

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-20. RFINR40. FERIFIERAL FIN SELECT INFUT REGISTER 40	REGISTER 11-28:	RPINR40: PERIPHERAL PIN SELECT INPUT REGISTER 40
--	-----------------	---

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP5R<6:0)>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP4R<6:)>		
bit 7							bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'					ad as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-8	DTCMP5R<6:0>: Assign PWM Dead-Time Compensation Input 5 to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)						
	1111100 = 	nput tied to RPI	124				
	•						
	•						
	0000001 = 	nput tied to CM	P1				
	0000000 = I	nput tied to Vss					
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-0		6:0>: Assign PV	VM Dead-Tim	e Compensatio	on Input 4 to th	e Corresponding	g RPn Pin bits
		nout tied to RPI	124	libers)			
	•		124				
	•						
	•						
	0000001 = 0000000 =	nput tied to CM nput tied to Vss	P1				

REGISTER 11-32: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP39	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		RP38R<5:0>				
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimpleme	n ted: Read as '	0'				
bit 13-8	RP39R<5:0 (see Table 1	Peripheral Out 1-3 for peripheral	Itput Functior al function nu	n is Assigned to mbers)	RP39 Output I	[⊃] in bits	
bit 7-6	Unimpleme	n ted: Read as '	0'				
bit 5-0	RP38R<5:0	Peripheral Out	tput Functior	n is Assigned to	RP38 Output I	Pin bits	

(see Table 11-3 for peripheral function numbers)

REGISTER 11-33: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP41	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP40	R<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at F	n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	RP41R<5:0>	: Peripheral Ou	Itput Function	n is Assigned to	RP41 Output	Pin bits	

(see Table 11-3 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-36: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				RP55	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—		RP54R<5:0>				
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	RP55R<5:0> (see Table 11	: Peripheral Ou -3 for periphera	Itput Functior al function nu	i is Assigned to mbers)	RP55 Output	Pin bits	
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	RP54R<5:0>	: Peripheral Ou	Itput Functior	is Assigned to	RP54 Output	Pin bits	

(see Table 11-3 for peripheral function numbers)

REGISTER 11-37: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			RP57R	<5:0>		
bit 15	·						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP56R	<5:0>		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpleme	ented bit, rea	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 12 0		. Dorinhoral Ou	tout Eupotion	n in Annianad to D		Din hita	

bit 13-8 **RP57R<5:0>:** Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP56R<5:0>:** Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-42: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12	REGISTER 11-42:	RPOR12: PERIPHERAL	PIN SELECT	OUTPUT REGISTE	ER 12 ⁽¹⁾
--	-----------------	---------------------------	------------	-----------------------	----------------------

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP127	′R<5:0>			
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP126R<5:0>					
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14	Unimpleme	nted: Read as '	0'					
bit 13-8	RP127R<5:	0>: Peripheral C	Output Functio	on is Assigned to	o RP127 Outp	ut Pin bits		
	(see Table 1	1-3 for periphera	al function nu	mbers)				
bit 7-6	Unimpleme	nted: Read as '	0'					
bit 5-0	RP126R<5: (see Table 1	0>: Peripheral C 1-3 for periphera	Output Function al function nu	on is Assigned to mbers)	o RP126 Outp	ut Pin bits		

Note 1: This register is not available on dsPIC33EPXXXGM30X/604/706 devices.

REGISTER 21-16: CxRXFnSID: CANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	—	EXIDE		EID17	EID16	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown	
bit 15-5	SID<10:0>: S	tandard Identif	ier bits					
	1 = Message	address bit, SI	Dx, must be '	1' to match filte	er			
	0 = Message	address bit, SI	Dx, must be '	0' to match filte	er			
bit 4	Unimplemen	ted: Read as '	כ'					
bit 3	EXIDE: Exten	ded Identifier E	Enable bit					
	If MIDE = 1:							
	1 = Matches o	only messages	with Extende	d Identifier add	Iresses			
		only messages	with Standard	d Identifier add	resses			
	$\frac{\text{If MIDE} = 0}{\text{Ignores EXID}}$	E hit						
hit 2		tod: Pood as '	ר י					
		Leu. Reau as	J					
				1 ¹ to motob filt-	-			
	\perp = iviessage	auuress Dit, El address bit	Dx, must be 1	1 io match filte	er Ar			
	0 - messaye	audiess bit, El			1			

REGISTER 21-17: CxRXFnEID: CANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB1 ⁽¹	^{,2,3)} WAITB0 ^(1,2,3)	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ^(1,2,3)	WAITE0 ^(1,2,3)
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value	e at Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	BUSY: Busy b	oit (Master moo	le only)				
	1 = Port is bus	sy					
h:+ 1 4 4 0		t busy	at Mada bita				
DIE 14-13		is concrated	when Read R	uffor 3 is road	or Write Buff	or 3 ic writton (Puffored DSD
	mode), c	or on a read/wr	ite operation w	hen PMA<1:0>	= 11 (Addres	sable PSP mod	e only)
	10 = Reserve	d	·		·		• •
	01 = Interrupt	is generated a	t the end of the	e read/write cyo	cle		
bit 12 11		noromont Mod	o hite				
	11 = PSP real	d and write but	e bilo fers auto-incre	ment (Legacy F	PSP mode only	V)	
	10 = Decreme	ent ADDR by 1	every read/wri	ite cycle		y)	
	01 = Incremen	nt ADDR by 1 e	every read/write	e cycle			
	00 = No incre	ment or decrer	nent of addres	S			
bit 10	MODE16: 8/1	6-Bit Mode bit			D.I.		
	1 = 16-Bit Mod	de: Data regist e [.] Data registe	er is 16 bits, a r is 8 bits, a rea	read/write to th ad/write to the I	e Data registe Data register ir	r invokes two 8- wokes one 8-bi	bit transfers
bit 9-8	MODF<1:0>:	Parallel Slave	Port Mode Sel	ect bits	Bata regiotor il		
	11 = Master M	Node 1 (PMCS	x. PMRD/PMV	R. PMENB. PI	MBE. PMA <x:(< td=""><td>)> and PMD<7:</td><td>0>)</td></x:(<>)> and PMD<7:	0>)
	10 = Master M	/lode 2 (PMCS	x, PMRD, PMV	VR, PMBE, PM	IA <x:0> and P</x:0>	MD<7:0>)	,
	01 = Enhance	ed PSP, control	signals (PMRI	D, PMWR, PM	CSx, PMD<7:0	> and PMA<1:0)>)
L:1 7 0			Port, control sig	nais (PMRD, F	Vivir, Pivics	s and PMD<7:0	<i>>)</i> 2.3)
DIT 7-6	WAITB<1:0>:	it of 4 Tp (dom	Read/Write/Ad	inloved): addro	valt State Con	To (multiployed	_, <i>.</i> ,
	10 = Data Wa	it of 3 TP (dem	ultiplexed/mult	iplexed); addre	ss phase of 3	TP (multiplexed)
	01 = Data Wa	it of 2 TP (dem	ultiplexed/mult	iplexed); addre	ss phase of 2	TP (multiplexed)
	00 = Data Wa	it of 1 TP (dem	ultiplexed/mult	iplexed); addre	ss phase of 1	TP (multiplexed)
Note 1:	The applied Wait	state depends	on whether da	ta and address	are multiplexe	ed or demultiple	xed. See
	Section 4.1.8 "W	ait States" in t	he "Parallel M	laster Port (PN	/IP) " (DS7057	6) in the <i>"dsPIC</i>	33/PIC24
~	Family Reference	Manual" for m	ore informatior).			
2:	VVAITB<1:U> and Tp = 1/Ep	VVAITE<1:0>0	nis are ignored	whenever WA	11 IVI<3:U> = ()(000.	
J.	17 - 1/FP.						

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾

4: This register is not available on 44-pin devices.

dsPIC33EPXXXGM3XX/6XX/7XX





29.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:

 $\begin{array}{c} x16+x12+x5+1\\ \text{ and }\\ x32+x26+x23+x22+x16+x12+x11+x10+x8+\\ x7+x5+x4+x2+x+1 \end{array}$

To program these polynomials into the CRC generator, set the register bits as shown in Table 29-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

TABLE 29-1:	CRC SETUP EXAMPLES FOR
	16 AND 32-BIT POLYNOMIAL

CBC Control	Bit Values						
Bits	16-Bit Polynomial	32-Bit Polynomial					
PLEN<4:0>	01111	11111					
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001					
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x					

32.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker





TABLE 33-33:SPI2 AND SPI3 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	FscP	Maximum SCKx Frequency		_	15	MHz	(Note 3)
SP20	TscF	SCKx Output Fall Time	_	_		ns	See Parameter DO32 (Note 4)
SP21	TscR	SCKx Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



FIGURE 33-17: SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 33-34:SPI2 AND SPI3 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard (unless o Operating	Operatin otherwise temperat	ig Condit stated) ure -40° -40°	ions: 3.0 °C ≤ TA ≤ °C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	FscP	Maximum SCKx Frequency		_	9	MHz	(Note 3)
SP20	TscF	SCKx Output Fall Time	—	_	—	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCKx Output Rise Time	—	_	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDOx Data Output Fall Time		_	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDOx Data Output Rise Time		_	—	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

- **2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
CTMU Current Source								
CTMUI1	IOUT1	Base Range	280	550	830	nA	CTMUICON<9:8> = 01	
CTMUI2	IOUT2	10x Range	2.8	5.5	8.3	μA	CTMUICON<9:8> = 10	
CTMUI3	IOUT3	100x Range	28	55	83	μA	CTMUICON<9:8> = 11	
CTMUI4	IOUT4	1000x Range	280	550	830	μA	CTMUICON<9:8> = 00	
CTMUFV1	VF		_	0.77	_	V		
CTMUFV2	VFVR		_	-1.38	_	mV/°C		

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

FIGURE 33-37: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



34.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGM3XX/6XX/7XX electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 33.0** "**Electrical Characteristics**" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 33.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGM3XX/6XX/7XX high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽²⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(3)}$	0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $V_{DD} \ge 3.0V^{(3)}$	0.3V to 5.5V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽⁴⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 4x I/O pin	10 mA
Maximum current sourced/sunk by any 8x I/O pin	15 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽⁴⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 3: Refer to the "Pin Diagrams" section for 5V tolerant pins.
 - 4: Maximum allowable current is a function of device maximum power dissipation (see Table 34-2).

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad



Microchip Technology Drawing C04-149C Sheet 1 of 2