

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	-
Connectivity	I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gm310-h-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGM3XX/6XX/7XX PRODUCT FAMILY

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. Their pinout diagrams appear on the following pages.

	s)				R	ema	ppak	ole P	eripł	neral	s														
Device	Program Flash Memory (Kbyte	RAM (Kbytes)	CAN	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM (Channels)	QEI	UART	SPI ⁽¹⁾	DCI	External Interrupts ⁽²⁾	I²C™	CRC Generator	ADC	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	PTG	AMP	RTCC	I/O Pins	Pins	Packages	
dsPIC33EP128GM304	400	10	0																						
dsPIC33EP128GM604	128	16	2	Î																					
dsPIC33EP256GM304	256	22	0	0/4	0	0	12	2	4	3	1	5	2	1	2	10	4/5	1	Voo	No	No	35	44	TQFP,	
dsPIC33EP256GM604	200	32	2	9/4	0	0			4	3	1	э	2	1	2	10	4/5	1	res	INO	INO	30		QFN	
dsPIC33EP512GM304	510	10	0																						
dsPIC33EP512GM604	512	40	2																						
dsPIC33EP128GM306	128	16	0																						
dsPIC33EP128GM706	120	10	2																						
dsPIC33EP256GM306	256	32	0	0//	8	8	12	2	1	з	1	5	2	1	2	30	4/5	1	Voc	Voc	Vac	53	64	TQFP,	
dsPIC33EP256GM706	230	52	2	5/4	0	0	12	2	-	5		5	2		2	50	7/5		103	103	103	55	04	QFN	
dsPIC33EP512GM306	512	48	0																						
dsPIC33EP512GM706	0.12	10	2																						
dsPIC33EP128GM310	128	16	0																						
dsPIC33EP128GM710	120	10	2																						
dsPIC33EP256GM310	256	32	0	9/4	8	8	12	2	4	3	1	5	2	1	2	49	4/5	1	Yes	Yes	Yes	85	100/	TQFP,	
dsPIC33EP256GM710	_30		2		Ĩ	Ĩ		-		ľ			-		-								121	TFBGA	
dsPIC33EP512GM310	512	48	0	ļ																					
dsPIC33EP512GM710	0.2		2																						

TABLE 1: dsPIC33EPXXXGM3XX/6XX/7XX FAMILY DEVICES

Note 1: Only SPI2 and SPI3 are remappable.

2: INT0 is not remappable.

Pin Diagrams (Continued)

dsPIC33EP128GM310/710 dsPIC33EP256GM310/710 dsPIC33EP512GM310/710										
1	2	3	4	5	6	7	8	9	10	11
R A10	RB13	RG13	R B10	RG0	RF1	O Vdd) NC	RD12	RC6	O RB9
	O RG15	RB12	RB11	RF7	RF0	O Vcap	RD5	RC7	⊖ Vss	O RB8
RB14	O Vdd	RG12	RG14	RF6		RC9	RC8		O RC13	O RC10
RD1	RB15	RA7			O NC	RD6	RD13	O RB7	O NC	RB6
RD4	RD3	O RG6	RD2	O NC	RG1	O NC	O RA15	RD8	RB5	O RA14
MCLR	O RG8	O RG9	O RG7	⊖ Vss	O NC	O NC	O Vdd	O RC12	⊖ Vss	O RC15
O RE8	O RE9	O RG10	O NC	O Vdd	⊖ Vss	⊖ Vss	O NC	O RF5	O RG3	O RF4
C RA12	O RA11	O NC	O NC	O NC	O Vdd	O NC	O RA9	C RC3	O RC5	O RG2
	O RA1	O RB3		O RC11	O RG11	O RE12	O NC		O RE1	O RC4
O RB0	O RB1	O RF10	O RC0		O RF12	O RE14	O Vdd	O RD15	O RA4	O RE0
O RB2	O RF9	⊖ AVss	O RC1	O RC2	O RF13	O RE13	O RE15	O RD14	RA8	RB4

	0								011 051									
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	—	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
INTCON3	08C4	_	-	_	_	_	_	_	_	_	_	DAE	DOOVR	_	—	_	_	0000
INTCON4	08C6		-	_	_	_	_	_	_	_	_	_	_	_	_	_	SGHT	0000
IFS0	0800		DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	CMPIF	MI2C1IF	SI2C1IF	0000
IFS2	0804	T6IF	-	PMPIF ⁽¹⁾	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	_	—	SPI2IF	SPI2EIF	0000
IFS3	0806	FLT1IF	RTCCIF ⁽²⁾	—	DCIIF	DCIEIF	QEI1IF	PSEMIF	_	_	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	0808	_	-	CTMUIF	FLT4IF	QEI2IF	FLT3IF	PSESMIF	_	_	_	_	_	CRCIF	U2EIF	U1EIF	FLT2IF	0000
IFS5	080A	PWM2IF	PWM1IF	—	_	SPI3IF	SPI3EIF	U4TXIF	U4RXIF	U4EIF	_	_	_	U3TXIF	U3RXIF	U3EIF	_	0000
IFS6	080C	_	-	_	_	_	_	_	-	_	_	_	_	PWM6IF	PWM5IF	PWM4IF	PWM3IF	0000
IFS8	0810	JTAGIF	ICDIF	_	_	_	_	_	_	_	_	_	_	_	—	_	_	0000
IFS9	0812	_	-	_	_	_	_	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF	PTGSTEPIF	_	0000
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	CMPIE	MI2C1IE	SI2C1IE	0000
IEC2	0824	T6IE	_	PMPIE ⁽¹⁾	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	_	—	SPI2IE	SPI2EIE	0000
IEC3	0826	FLT1IE	RTCCIE ⁽²⁾	—	DCIIE	DCIEIE	QEI1IE	PSEMIE	-	—	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	0828	_	_	CTMUIE	FLT4IE	QEI2IE	FLT3IE	PSESMIE	_	_	_	_	_	CRCIE	U2EIE	U1EIE	FLT2IE	0000
IEC5	082A	PWM2IE	PWM1IE	—	_	SPI3IE	SPI3EIE	U4TXIE	U4RXIE	U4EIE	—	_	—	U3TXIE	U3RXIE	U3EIE		0000
IEC6	082C	_	_	_	_	_	_	_	_	_	_	_	_	PWM6IE	PWM5IE	PWM4IE	PWM3IE	0000
IEC8	0830	JTAGIE	ICDIE	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC9	0832	_		—	_	_	_	—	_	—	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE	PTGSTEPIE		0000
IPC0	0840	_	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0	—	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP2	4444
IPC1	0842	_	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	_	IC2IP2	IC2IP1	IC2IP0	_	DMA0IP2	DMA0IP1	DMA0IP2	4444
IPC2	0844	_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	—	SPI1EIP2	SPI1EIP1	SPI1EIP0	—	T3IP2	T3IP1	T3IP0	4444
IPC3	0846	_	_	_	_	_	DMA1IP2	DMA1IP1	DMA1IP0	_	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	0848	_	CNIP2	CNIP1	CNIP0	_	CMPIP2	CMPIP1	CMPIP0	_	MI2C1IP2	MI2C1IP1	MI2C1IP0	_	SI2C1IP2	SI2C1IP1	SI2C1IP0	4444
IPC5	084A	—	IC8IP2	IC8IP1	IC8IP0	_	IC7IP2	IC7IP1	IC7IP0	_	AD2IP2	AD2IP1	AD2IP0	_	INT1IP2	INT1IP1	INT1IP0	4444
IPC6	084C	_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0	_	OC3IP2	OC3IP1	OC3IP0	—	DMA2IP2	DMA2IP1	DMA2IP0	4444
IPC7	084E	_	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0	_	INT2IP2	INT2IP1	INT2IP0		T5IP2	T5IP1	T5IP0	4444
IPC8	0850	_	—	—	—	_		_		—	SPI2IP2	SPI2IP1	SPI2IP0	_	SPI2EIP2	SPI2EIP1	SPI2EIP0	4444
IPC9	0852	_	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0	_	IC3IP2	IC3IP1	IC3IP0	_	DMA3IP2	DMA3IP1	DMA3IP0	4444
IPC10	0854		OC7IP2	OC7IP1	OC7IP0	_	OC6IP2	OC6IP1	OC6IP0	_	OC5IP2	OC5IP1	OC5IP0	_	IC6IP2	IC6IP1	IC6IP0	4444

TABLE 4-3: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGM3XX DEVICES

Note 1: The PMPIF/PMPIE/PMPIPx flags are not available on 44-pin devices.

2: The RTCCIF/RTCCIE/RTCCIPx flags are not available on 44-pin devices.

8.1 DMA Controller Registers

Each DMA Controller Channel x (where x = 0 through 3) contains the following registers:

- 16-bit DMA Channel x Control Register (DMAxCON)
- 16-bit DMA Channel x IRQ Select Register (DMAxREQ)
- 32-bit DMA Channel x Start Address Register A (DMAxSTAL/H)
- 32-bit DMA Channel x Start Address Register B (DMAxSTBL/H)
- 16-bit DMA Channel x Peripheral Address Register (DMAxPAD)
- 14-bit DMA Channel x Transfer Count Register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADRL/H) are common to all DMA Controller channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—		—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—	—	AMODE1	AMODE0	—	—	MODE1	MODE0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15	CHEN: Channel Enable bit
	 1 = Channel is enabled 0 = Channel is disabled
bit 14	SIZE: Data Transfer Size bit
	1 = Byte 0 = Word
bit 13	DIR: Transfer Direction bit (source/destination bus select)
	 1 = Reads from RAM address, writes to peripheral address 0 = Reads from peripheral address, writes to RAM address
bit 12	HALF: Block Transfer Interrupt Select bit
	 1 = Initiates interrupt when half of the data has been moved 0 = Initiates interrupt when all of the data has been moved
bit 11	NULLW: Null Data Peripheral Write Mode Select bit
	 1 = Null data write to peripheral in addition to RAM write (DIR bit must also be clear) 0 = Normal operation
bit 10-6	Unimplemented: Read as '0'
bit 5-4	AMODE<1:0>: DMA Channel Addressing Mode Select bits
	11 = Reserved
	10 = Peripheral Indirect mode
	00 = Register Indirect with Post-Increment mode
bit 3-2	Unimplemented: Read as '0'
bit 1-0	MODE<1:0>: DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes are enabled (one block transfer from/to each DMA buffer) 10 = Continuous, Ping-Pong modes are enabled 01 = One-Shot, Ping-Pong modes are disabled 00 = Continuous, Ping-Pong modes are disabled

9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Oscillator" (DS70580), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGM3XX/6XX/7XX oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.



The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this

document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze

FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM

© 2013-2014 Microchip Technology Inc.

mode is used with a doze ratio of 1:2 or lower.

3:

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y				
—	COSC2	COSC1	COSC0	-	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSCO ⁽²⁾				
bit 15							bit 8				
R/W-0) R/W-0	R-0	U-0	R/W-0	U-0	R/W-0	R/W-0				
CLKLO	CK IOLOCK	LOCK	—	CF ⁽⁵⁾	—	LPOSCEN	OSWEN				
bit 7							bit 0				
Legend:		y = Value set	from Configur	ation bits on F	POR						
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	iown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only	y)						
	111 = Fast R 110 = Fast R 101 = Low-P 100 = Secon 011 = Primar 010 = Primar	11 = Fast RC Oscillator (FRC) with Divide-by-N 10 = Fast RC Oscillator (FRC) with Divide-by-16 01 = Low-Power RC Oscillator (LPRC) 00 = Secondary Oscillator (SOSC) ⁽⁴⁾ 011 = Primary Oscillator (MS, HS, EC) with PLL 010 = Primary Oscillator (MS, HS, EC) 011 = Fast RC Oscillator (ERC) Divided by N and PL									
	001 = Fast R 000 = Fast R	001 = Fast RC Oscillator (FRC) Divided by N and PLL 000 = Fast RC Oscillator (FRC)									
bit 11	Unimplemen	Unimplemented: Read as '0'									
bit 10-8	NOSC<2:0>: 111 = Fast R 110 = Fast R 101 = Low-P	New Oscillato C Oscillator (F C Oscillator (F ower BC Oscill	r Selection bits RC) with Divid RC) with Divid	s(2) le-by-N le-by-16							
	100 = Secon 011 = Primar 010 = Primar 001 = Fast R 000 = Fast R	dary Oscillator y Oscillator (M y Oscillator (M C Oscillator (F C Oscillator (F	(SOSC) ⁽⁴⁾ S, HS, EC) wit S, HS, EC) RC) Divided b RC)	th PLL y N and PLL							
bit 7	CLKLOCK: (Clock Lock Ena	ble bit								
	1 = If FCKSM configura 0 = Clock an	M0 = 1, then clo ations may be r d PLL selection	ock and PLL co modified ns are not lock	onfigurations a ced, configurations	re locked; if FCk tions may be mc	(SM0 = 0, then o	clock and PLL				
bit 6	IOLOCK: I/O	IOLOCK: I/O Lock Enable bit									
	1 = I/O lock is 0 = I/O lock is	1 = I/O lock is active 0 = I/O lock is not active									
Note 1:	Writes to this regis Manual", "Oscilla	ster require an t or " (DS70580	unlock sequen), available fro	ice. Refer to the to the the total termination of the microchem the microchem the microchem the microchem the microchem the microchem termination of the termination of termina	he <i>"dsPIC33/PIC</i> hip web site for o	C24 Family Refe	ərence				
2:	Direct clock switch This applies to clo mode as a transition	les between an ck switches in onal clock sour	y primary osci either directior ce between th	llator mode wi n. In these ins e two PLL mo	th PLL and FRC tances, the appli odes.	PLL mode are r ication must sw	not permitted. itch to FRC				
3:	This register reset	s only on a Pov	wer-on Reset ((POR).							
4:	Secondary Oscilla 44-pin devices.	tor (SOSC) sel	ection is valid	on 64-pin and	100-pin device	s, and defaults	to FRC/N on				
-	Orales (of a based of the										

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

5: Only '0' should be written to the CF bit in order to clear it. If a '1' is written to CF, it will have the same effect as a detected clock failure, including an oscillator fail trap.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	—	—	—				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				OCFAR<6:0	>						
bit 7	·						bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-7	Unimplemen	ted: Read as '	0'								
bit 6-0	OCFAR<6:0> (see Table 11	: Assign Outpu -2 for input pin	ut Compare Fa	ault A (OCFA) nbers)	to the Correspon	nding RPn Pin	bits				
	1111100 = lr	put tied to RPI	124								
	•										
	•										
	•										

REGISTER 11-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-32: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—			RP39	R<5:0>					
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			RP38	R<5:0>					
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-14	Unimpleme	n ted: Read as '	0'							
bit 13-8	3-8 RP39R<5:0>: Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 11-3 for peripheral function numbers)									
bit 7-6	Unimpleme	n ted: Read as '	0'							
bit 5-0	RP38R<5:0	Peripheral Out	RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits							

(see Table 11-3 for peripheral function numbers)

REGISTER 11-33: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP41	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP40	R<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	RP41R<5:0>	: Peripheral Ou	Itput Function	n is Assigned to	RP41 Output	Pin bits	

(see Table 11-3 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS70362), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running, interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:

- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit settings for different operating modes are given in the Table 12-1.

TABLE 12-1:	TIMER	MODE	SETTINGS
-------------	-------	------	----------

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated Timer	0	1	х
Synchronous Counter	1	x	1
Asynchronous Counter	1	х	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



REGISTER 16-16: DTRx: PWMx DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			DTR	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTR	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
L							

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 16-17: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_			ALTDT	Rx<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ALTD	[Rx<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
L							

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 16-23: LEBDLYx: LEADING-EDGE BLANKING DELAY REGISTER x

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	_		LEB	<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LEB	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

FIGURE 17-1: QEIX BLOCK DIAGRAM



JSPIC33EPXXXGM3XX/6XX/7XX

21.3 CAN Control Registers

REGISTER 21-1: CxCTRL1: CANx CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
—	—	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0
bit 15							bit 8
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
OPMODE2	OPMODE1	OPMODE0	—	CANCAP	—	—	WIN
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '0	3				

bit 13	CSIDL: CANx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	 ABAT: Abort All Pending Transmissions bit 1 = Signals all transmit buffers to abort transmission 0 = Module will clear this bit when all transmissions are aborted
bit 11	CANCKS: CANx Module Clock (FCAN) Source Select bit 1 = FCAN is equal to 2 * FP 0 = FCAN is equal to FP
bit 10-8	REQOP<2:0>: Request Operation Mode bits 111 = Set Listen All Messages mode 110 = Reserved 101 = Reserved 100 = Set Configuration mode 011 = Set Listen Only mode 010 = Set Loopback mode 001 = Set Disable mode 000 = Set Normal Operation mode
bit 7-5	OPMODE<2:0>: Operation Mode bits 111 = Module is in Listen All Messages mode 110 = Reserved 101 = Reserved 100 = Module is in Configuration mode 011 = Module is in Listen Only mode 010 = Module is in Loopback mode 001 = Module is in Disable mode 000 = Module is in Normal Operation mode
bit 4	Unimplemented: Read as '0'
bit 3	CANCAP: CANx Message Receive Timer Capture Event Enable bit 1 = Enables input capture based on CAN message receive 0 = Disables CAN capture
bit 2-1 bit 0	Unimplemented: Read as '0' WIN: SFR Map Window Select bit 1 = Uses filter window 0 = Uses buffer window

24.0 DATA CONVERTER INTERFACE (DCI) MODULE

- Note 1: This data sheet is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Data Converter Interface (DCI) Module" (DS70356), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

24.1 Module Introduction

The Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/ decoders (Codecs), ADC and D/A Converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

General features include:

- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead



FIGURE 24-1: DCI MODULE BLOCK DIAGRAM

bit 3-0	Step Command	OPTION<3:0>	Option Description
	PTGWHI(1)	0000	PWM Special Event Trigger
	or (1)	0001	PWM master time base synchronization output
	PTGWLO("	0010	PWM1 interrupt
		0011	PWM2 interrupt
		0100	PWM3 interrupt
		0101	PWM4 interrupt
		0110	PWM5 interrupt
		0111	OC1 Trigger Event
		1000	OC2 Trigger Event
		1001	IC1 Trigger Event
		1010	CMP1 Trigger Event
		1011	CMP2 Trigger Event
		1100	CMP3 Trigger Event
		1101	CMP4 Trigger Event
		1110	ADC conversion done interrupt
		1111	INT2 external interrupt
	PTGIRQ(1)	0000	Generate PTG Interrupt 0
		0001	Generate PTG Interrupt 1
		0010	Generate PTG Interrupt 2
		0011	Generate PTG Interrupt 3
		0100	Reserved
		•	•
		•	•
		1111	Reserved
	PTGTRIG ⁽²⁾	00000	PTG00
		00001	PTGO1
		•	•
		•	•
		•	
		11110	PTGO30
		11111	PTGO31

TABLE 25-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 25-2 for the trigger output descriptions.

26.1.2 **OP AMP CONFIGURATION B**

Figure 26-6 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADCx input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 33-52 in Section 33.0 "Electrical Characteristics" for the typical value of RINT1. Table 33-57 and Table 33-58 in Section 33.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADCx module in this configuration.

Figure 26-6 also defines the equation to be used to calculate the expected voltage at point, VOAxOUT. This is the typical inverting amplifier equation.

OP AMP CONFIGURATION B

FIGURE 26-6:

26.2 **Op Amp/Comparator Resources**

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

26.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70000357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools



- See Table 33-52 for the Minimum value for the feedback resistor. 2:
- See Table 33-59 and Table 33-60 for the Minimum Sample Time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

© 2013-2014 Microchip Technology Inc.

REGISTER 26-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT **CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	_	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

.. · - •

DIT 15-12	Unimplemented: Read as 0
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = PTGO19
	1100 = PTGO18
	1011 = PWM6H
	1010 = PWM6L
	1001 = PWM5H
	1000 = PWM5L
	0111 = PWM4H
	0110 = PWM4L
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0110 = PWM3H 0100 = PWM3L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0110 = PWM3H 0100 = PWM3L 0011 = PWM2H
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = PWM6H 1010 = PWM6L 1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4H 0110 = PWM4L 0101 = PWM3H 0101 = PWM3H 0101 = PWM2H 0010 = PWM2H

dsPIC33EPXXXGM3XX/6XX/7XX

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x		
—	—	—	—	_	WDAY2	WDAY1	WDAY0		
bit 15							bit 8		
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
—	_	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown				
bit 15-11	-11 Unimplemented: Read as '0'								
bit 10-8	bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits								
	Contains a value from 0 to 6.								
bit 7-6	Unimplemented: Read as '0'								
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits								
	Contains a va	lue from 0 to 2							

REGISTER 27-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 27-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits

U-0	R/W-x						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7		•				•	bit 0
I a manual.							

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

bit 3-0

DC CHARACTER	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Parameter No. Typ. ⁽²⁾ Max.			Doze Ratio	Units		Conditions		
Doze Current (IDOZE) ⁽¹⁾								
DC73a	20	53	1:2	mA	40%0	3.3V	70 MIPS	
DC73g	8	30	1:128	mA	-40 C			
DC70a	19	53	1:2	mA	105%0	3.3V	60 MIPS	
DC70g	8	30	1:128	mA	+25 C			
DC71a	20	53	1:2	mA	+95°C	3.3V	60 MIPS	
DC71g	10	30	1:128	mA	+03 C			
DC72a	25	42	1:2	mA	+125°C	3.3V	50 MIPS	
DC72g	12	30	1:128	mA	+125 C			

TABLE 33-9: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

• Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing

```
while(1)
{
NOP();
}
```

- · JTAG is disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise specified.

dsPIC33EPXXXGM3XX/6XX/7XX





TABLE 33-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
DO31	TioR	Port Output Rise Time	_	5	10	ns	
DO32	TIOF	Port Output Fall Time		5	10	ns	
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—		TCY	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 33-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS

