

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl


Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gm604t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGM3XX/6XX/7XX

Pin Diagrams (Continued)



Pin Diagrams (Continued)

				c	dsPIC33	EP128G EP256G EP512G	M310/71	0			
	1	2	3	4	5	6	7	8	9	10	11
/ R	A10	R B13	R G13	R B10	RG0	RF1	O Vdd	O NC	RD12	RC6	O RB9
		O RG15	RB12	RB11	RF7	RF0	O VCAP	RD5	RC7	⊖ Vss	O RB8
(R	B 14		RG12	RG14	RF6		RC9	RC8		O RC13	O RC10
(F	RD1	RB15	RA7	O NC	O NC	O NC	RD6	RD13	O RB7	O NC	RB6
	RD4	RD3	O RG6	RD2	O NC	RG1	⊖ NC	O RA15	RD8	RB5	O RA14
M		O RG8	O RG9	O RG7	⊖ Vss		◯ NC	O Vdd	O RC12	⊖ Vss	O RC15
	C RE8	O RE9	O RG10		O Vdd	⊖ Vss	⊖ Vss	O NC	O RF5	O RG3	O RF4
) A12	O RA11	O NC	◯ NC		O VDD	◯ NC	O RA9	O RC3	O RC5	O RG2
		O RA1	O RB3	O AVDD	O RC11	O RG11	O RE12	O NC		O RE1	O RC4
	C RB0	O RB1	O RF10	O RC0		O RF12	O RE14	O Vdd	O RD15	O RA4	O RE0
	C RB2	O RF9) AVss	O RC1	O RC2	O RF13	O RE13	O RE15	O RD14	RA8	RB4

2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site:

- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Direct Memory Access (DMA)" (DS70348), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The DMA Controller transfers data between Peripheral Data registers and Data Space SRAM


In addition, DMA can access the entire data memory space. The data memory bus arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU stalls.

The DMA Controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. The peripherals supported by the DMA Controller include:

- CAN
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare
- DCI
- PMP
- Timers

Refer to Table 8-1 for a complete list of supported peripherals.

FIGURE 8-1: PERIPHERAL TO DMA CONTROLLER



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—		—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
—	—	—	—	PPST3	PPST2	PPST1	PPST0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown				
bit 15-4	Unimplemen	Unimplemented: Read as '0'							
bit 3	PPST3: Char	PPST3: Channel 3 Ping-Pong Mode Status Flag bit							
		B register is se							
	0 = DMA3ST	A register is se	lected						
bit 2	PPST2: Char	nnel 2 Ping-Por	ng Mode Statu	is Flag bit					
		B register is se							
	0 = DMA2ST	A register is se	lected						
bit 1	PPST1: Char	nnel 1 Ping-Por	ng Mode Statu	is Flag bit					
	1 = DMA1ST	B register is se	lected						
	0 = DMA1ST	A register is se	lected						
bit 0	PPST0: Char	nnel 0 Ping-Por	ng Mode Statu	is Flag bit					

bit 0 PPST0: Channel 0 Ping-Pong Mode Status Flag bit

1 = DMA0STB register is selected

0 = DMA0STA register is selected

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI	DOZE2 ⁽³⁾	DOZE1 ⁽³⁾	DOZE0 ⁽³⁾	DOZEN ^(1,4)	FRCDIV2	FRCDIV1	FRCDIV0			
bit 15							bit 8			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PLLPOST	1 PLLPOST0		PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0			
bit 7							bit (
										
Legend:	la hit		L:4	II — Ilucius da un	antad bit waar	L == (0'				
R = Readab		W = Writable		•	nented bit, read					
-n = Value a	IL POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWI			
bit 15	ROI: Recover	on Interrupt b	it							
		will clear the D								
		will have no ef		OZEN bit						
bit 14-12	DOZE<2:0>:	Processor Clo	ck Reduction	Select bits ⁽³⁾						
	111 = Fcy div									
	110 = Fcy div	•								
		101 = Fcy divided by 32 100 = Fcy divided by 16								
		011 = FCY divided by 16 011 = FCY divided by 8 (default)								
	010 = FCY div									
	001 = Fcy div									
	000 = Fcy divided by 1									
bit 11		e Mode Enable								
				etween the perip		nd the processo	or clocks			
hit 10 0		•	•	ratio are forced r Postscaler bits						
bit 10-8			RC Oscillator	Posiscaler bits	5					
	111 = FRC divided by 256 110 = FRC divided by 64									
	101 = FRC divided by 32									
	100 = FRC divided by 16									
	011 = FRC divided by 8									
		010 = FRC divided by 4 001 = FRC divided by 2								
		ivided by 1 (de	fault)							
bit 7-6		•		r Select bits (als	so denoted as	N2', PLL posts	caler)			
	11 = Output o	PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler) 11 = Output divided by 8								
		10 = Reserved								
	01 = Output c 00 = Output c	livided by 4 (de	efault)							
bit 5	-	ted: Read as '	0'							
	-			n interment a						
	This bit is cleared				uis.					
	This register resets The DOZE<2:0> b	-			hit is clear. If D		writes to			
	OZE<2:0> b OZE<2:0> are ig	-			on is oreal. If D	∪∠∟iv – ⊥, ally				
							-			

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾

4: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

bit 4	SPI2MD: SPI2 Module Disable bit
	1 = SPI2 module is disabled
	0 = SPI2 module is enabled
bit 3	SPI1MD: SPI1 Module Disable bit
	1 = SPI1 module is disabled
	0 = SPI1 module is enabled
bit 2	C2MD: CAN2 Module Disable bit ⁽¹⁾
	1 = CAN2 module is disabled
	0 = CAN2 module is enabled
bit 1	C1MD: CAN1 Module Disable bit ⁽¹⁾
	1 = CAN1 module is disabled
	0 = CAN1 module is enabled
bit 0	AD1MD: ADC1 Module Disable bit
	1 = ADC1 module is disabled
	0 = ADC1 module is enabled

Note 1: These bits are available on dsPIC33EPXXXGM6XX/7XX devices only.

U-0	D 44/ 0			DAMA		DAMA	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				U4CTSR<6:0>	>		h:t 0
pit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				U4RXR<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
		0>: Assign UAR 1-2 for input pin			o the Correspo	onding RPn/RPI	n Pin bits
	(see Table 1 ⁻ 1111111 = I • •	1-2 for input pin nput tied to RP ⁷	selection nun 124		o the Corresp	onding RPn/RPI	n Pin bits
	(see Table 1 ⁻ 1111111 = • • • 0000001 =	1-2 for input pin	selection nun 124 P1		o the Corresp	onding RPn/RPI	n Pin bits
bit 7	(see Table 1' 1111111 = 0000001 = 0000000 =	1-2 for input pin nput tied to RP	selection nun 124 P1		o the Correspo	onding RPn/RPI	n Pin bits

REGISTER 11-22: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

R/W-0 R/W-0	R/W-0 R/W-0 W = Writable H '1' = Bit is set ted: Read as '0		R/W-0 DTCMP5R<6:(R/W-0 DTCMP4R<6:(U = Unimplen '0' = Bit is cle	R/W-0)>	R/W-0 R/W-0 d as '0' x = Bit is unkr	R/W-0 bit 8 R/W-0 bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	R/W-0 DTCMP4R<6:(U = Unimplen	R/W-0)>	d as '0'	R/W-0 bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	DTCMP4R<6:(U = Unimplen)>	d as '0'	R/W-0 bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	DTCMP4R<6:(U = Unimplen)>	d as '0'	bit 0
nimplemen	W = Writable I '1' = Bit is set	bit	DTCMP4R<6:(U = Unimplen)>	d as '0'	bit 0
nimplemen	'1' = Bit is set		U = Unimplen	nented bit, rea		
nimplemen	'1' = Bit is set		•			
nimplemen	'1' = Bit is set		•			nown
nimplemen	'1' = Bit is set		•			nown
nimplemen			'0' = Bit is cle	ared	x = Bit is unkr	nown
nimplemen	ted: Read as 'o	0,				
111100 = In	put tied to RPI	124				
nimplemen	ted: Read as '0	0'				
TCMP4R<6 ee Table 11 111100 = In	: 0>: Assign PW -2 for input pin aput tied to RPI	VM Dead-Tim selection nur 124		n Input 4 to th	e Correspondin	g RPn Pin bits
) r 1	00000 = Ir himplemen CCMP4R<6 ee Table 11 11100 = Ir 00001 = Ir	00000 = Input tied to Vss implemented: Read as ' CMP4R<6:0>: Assign PV e Table 11-2 for input pin 11100 = Input tied to RPI 00001 = Input tied to CMI	ee Table 11-2 for input pin selection nur 11100 = Input tied to RPI124 00001 = Input tied to CMP1	00000 = Input tied to Vss implemented: Read as '0' CMP4R<6:0>: Assign PWM Dead-Time Compensation te Table 11-2 for input pin selection numbers) 11100 = Input tied to RPI124	00000 = Input tied to Vss implemented: Read as '0' CCMP4R<6:0>: Assign PWM Dead-Time Compensation Input 4 to the the Table 11-2 for input pin selection numbers) 11100 = Input tied to RPI124 00001 = Input tied to CMP1	00000 = Input tied to Vss implemented: Read as '0' CCMP4R<6:0>: Assign PWM Dead-Time Compensation Input 4 to the Corresponding the Table 11-2 for input pin selection numbers) 11100 = Input tied to RPI124 00001 = Input tied to CMP1

dsPIC33EPXXXGM3XX/6XX/7XX





FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2, 4, 6 AND 8)





REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = OCxRS compare event is used for synchronization 11110 = INT2 is the source for compare timer synchronization 11101 = INT1 is the source for compare timer synchronization 11100 = CTMU trigger is the source for compare timer synchronization 11011 = ADC1 interrupt is the source for compare timer synchronization 11010 = Analog Comparator 3 is the source for compare timer synchronization 11001 = Analog Comparator 2 is the source for compare timer synchronization 11000 = Analog Comparator 1 is the source for compare timer synchronization 10111 = Input Capture 8 interrupt is the source for compare timer synchronization 10110 = Input Capture 7 interrupt is the source for compare timer synchronization 10101 = Input Capture 6 interrupt is the source for compare timer synchronization 10100 = Input Capture 5 interrupt is the source for compare timer synchronization 10011 = Input Capture 4 interrupt is the source for compare timer synchronization 10010 = Input Capture 3 interrupt is the source for compare timer synchronization 10001 = Input Capture 2 interrupt is the source for compare timer synchronization 10000 = Input Capture 1 interrupt is the source for compare timer synchronization 01111 = GP Timer5 is the source for compare timer synchronization 01110 = GP Timer4 is the source for compare timer synchronization 01101 = GP Timer3 is the source for compare timer synchronization 01100 = GP Timer2 is the source for compare timer synchronization 01011 = GP Timer1 is the source for compare timer synchronization 01010 = PTGx trigger is the source for compare timer synchronization⁽³⁾ 01001 = Compare timer is unsynchronized 01000 = Output Compare 8 is the source for compare timer synchronization^(1,2) 00111 = Output Compare 7 is the source for compare timer synchronization^(1,2) 00110 = Output Compare 6 is the source for compare timer synchronization^(1,2) 00101 = Output Compare 5 is the source for compare timer synchronization^(1,2) 00100 = Output Compare 4 is the source for compare timer synchronization^(1,2) 00011 = Output Compare 3 is the source for compare timer synchronization^(1,2) 00010 = Output Compare 2 is the source for compare timer synchronization^(1,2) 00001 = Output Compare 1 is the source for compare timer synchronization^(1,2) 00000 = Compare timer is unsynchronized
- Note 1: Do not use the OCx module as its own synchronization or trigger source.
 - 2: When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.
 - 3: Each Output Compare x module (OCx) has one PTG Trigger/Sync source. See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for more information.

PTGO4 = OC1, OC5 PTGO5 = OC2, OC6 PTGO6 = OC3, OC7 PTGO7 = OC4, OC8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown			
bit 15-14	F7MSK<1:0>	: Mask Source	for Filter 7 bit	I					
	11 = Reserve	ed							
	10 = Acceptance Mask 2 registers contain mask								
		nce Mask 1 reg	•						
	•	nce Mask 0 reg							
bit 13-12	F6MSK<1:0>	: Mask Source	for Filter 6 bit	(same values	as bits 15-14)				
bit 11-10	F5MSK<1:0>	: Mask Source	for Filter 5 bit	(same values	as bits 15-14)				
bit 9-8	F4MSK<1:0>	: Mask Source	for Filter 4 bit	(same values	as bits 15-14)				
bit 7-6	F3MSK<1:0>	: Mask Source	for Filter 3 bit	(same values	as bits 15-14)				
bit 5-4	F2MSK<1:0>	: Mask Source	for Filter 2 bit	(same values	as bits 15-14)				

F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bits 15-14)

FOMSK<1:0>: Mask Source for Filter 0 bit (same values as bits 15-14)

REGISTER 21-18: CxFMSKSEL1: CANx FILTERS 7-0 MASK SELECTION REGISTER 1

bit 3-2

bit 1-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT			
bit 15	•	•		•	•		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	—			
bit 7	·	·		•	•		bit 0			
Legend:										
R = Readable	bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Mode	Selection bit						
	•	edge-sensitive								
	•	level-sensitive								
bit 14		dge 1 Polarity								
		programmed f programmed f								
bit 13-10	-	:0>: Edge 1 So	-							
DIL 13-10	1111 = Fosc	0>. Euge 130		5						
	1110 = OSCI	pin								
	1101 = FRC oscillator									
	1100 = Reserved									
	1011 = Intern 1010 = Reser	al LPRC oscilla	itor							
	1010 = Reser 100x = Reser									
	01xx = Reser									
	0011 = CTED									
	0010 = CTED 0001 = OC1 r	•								
	0001 = OCT1									
bit 9		Edge 2 Status b	it							
		-		vritten to contro	I the edge sou	rce.				
	1 = Edge 2 h	as occurred			0					
	0 = Edge 2 ha	as not occurred	1							
bit 8		Edge 1 Status b								
		-	1 and can be v	vritten to contro	ol the edge sour	rce.				
	1 = Edge 1 ha	as occurred as not occurred	I							
bit 7	•	Edge 2 Edge Sa		Selection bit						
		edge-sensitive								
	-	level-sensitive								
bit 6	EDG2POL: E	dge 2 Polarity	Select bit							
		programmed f								
	0 = Edge 2 is	programmed f	or a negative e	edge response						
	he TGEN bit is 0G2SELx bits fi				selected as the	e Edge 2 sourc	e in the			

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

REGISTER 23-1: ADxCON1: ADCx CONTROL REGISTER 1 (CONTINUED)

bit 7-5	SSRC<2:0>: Sample Clock Source Select bits <u>If SSRCG = 1:</u> 111 = Reserved 110 = PTGO15 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 101 = PTGO14 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 100 = PTGO13 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 011 = PTGO12 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 010 = PWM Generator 3 primary trigger compare ends sampling and starts conversion 001 = PWM Generator 2 primary trigger compare ends sampling and starts conversion 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion <u>If SSRCG = 0:</u> 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = CTMU ends sampling and starts conversion
	101 = PWM secondary Special Event Trigger ends sampling and starts conversion
	100 = Timer5 compare ends sampling and starts conversion 011 = PWM primary Special Event Trigger ends sampling and starts conversion
	010 = Timer3 compare ends sampling and starts conversion
	001 = Active transition on the INTO pin ends sampling and starts conversion000 = Clearing the Sample bit (SAMP) ends sampling and starts conversion (Manual mode)
bit 4	SSRCG: Sample Trigger Source Group bit
	See SSRC<2:0> for details.
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = $01 \text{ or } 1x$)
	 In 12-Bit Mode (AD12B = 1), SIMSAM is Unimplemented and is Read as '0': 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x), or samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADCx Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion; SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADCx Sample Enable bit
	 1 = ADCx Sample-and-Hold amplifiers are sampling 0 = ADCx Sample-and-Hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write '0' to end sampling and start conversion. If SSRC<2:0> ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADCx Conversion Status bit ⁽²⁾
	 1 = ADCx conversion cycle is completed. 0 = ADCx conversion has not started or is in progress Automatically set by hardware when A/D conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at the start of a new conversion.
Note 1:	See Section 25.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

2: Do not clear the DONE bit in software if ADCx Sample Auto-Start bit is enabled (ASAM = 1).

26.1.2 **OP AMP CONFIGURATION B**

Figure 26-6 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADCx input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 33-52 in Section 33.0 "Electrical Characteristics" for the typical value of RINT1. Table 33-57 and Table 33-58 in Section 33.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADCx module in this configuration.

Figure 26-6 also defines the equation to be used to calculate the expected voltage at point, VOAxOUT. This is the typical inverting amplifier equation.

OP AMP CONFIGURATION B

FIGURE 26-6:


26.2 **Op Amp/Comparator Resources**

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

26.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70000357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools



- See Table 33-52 for the Minimum value for the feedback resistor. 2:
- See Table 33-59 and Table 33-60 for the Minimum Sample Time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

© 2013-2014 Microchip Technology Inc.

NOTES:

REGISTER 28-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER⁽⁴⁾ (CONTINUED)

- bit 5-2 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits 1111 = Wait of additional 15 TP

 0001 = Wait of additional 1 TP
 0000 = No additional Wait cycles (operation forced into one TP)

 bit 1-0 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits^(1,2,3) 11 = Wait of 4 TP 10 = Wait of 3 TP 01 = Wait of 2 TP 00 = Wait of 1 TP
- Note 1: The applied Wait state depends on whether data and address are multiplexed or demultiplexed. See Section 4.1.8 "Wait States" in the "Parallel Master Port (PMP)" (DS70576) in the "dsPIC33/PIC24 Family Reference Manual" for more information.
 - 2: WAITB<1:0> and WAITE<1:0> bits are ignored whenever WAITM<3:0> = 0000.
 - **3:** TP = 1/FP.
 - 4: This register is not available on 44-pin devices.




FIGURE 33-21: SPI2 AND SPI3 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

34.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGM3XX/6XX/7XX electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 33.0** "**Electrical Characteristics**" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 33.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGM3XX/6XX/7XX high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽²⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	-0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	0.3V to 5.5V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽⁴⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 4x I/O pin	10 mA
Maximum current sourced/sunk by any 8x I/O pin	15 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽⁴⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 3: Refer to the "Pin Diagrams" section for 5V tolerant pins.
 - 4: Maximum allowable current is a function of device maximum power dissipation (see Table 34-2).

NOTES: