

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gm710-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Type	Buffer Type	PPS	Description
	1	ST	Yes	Quadrature Encoder Index1 pulse input
HOME1 ⁽¹⁾	i	ST	Yes	Quadrature Encoder Home1 pulse input
QEA1 ⁽¹⁾	i	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer
	-			external clock input in Timer mode.
QEB1 ⁽¹⁾	1	ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer
				external gate input in Timer mode.
CNTCMP1 ⁽¹⁾	0	—	Yes	Quadrature Encoder Compare Output 1.
INDX2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Index2 Pulse input.
HOME2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Home2 Pulse input.
QEA2 ⁽¹⁾	I.	ST	Yes	Quadrature Encoder Phase A input in QEI2 mode. Auxiliary timer
				external clock input in Timer mode.
QEB2 ⁽¹⁾	I	ST	Yes	Quadrature Encoder Phase B input in QEI2 mode. Auxiliary timer
				external gate input in Timer mode.
CNTCMP2 ⁽¹⁾	0	—	Yes	Quadrature Encoder Compare Output 2.
COFS	I/O	ST	Yes	Data Converter Interface frame synchronization pin.
CSCK	I/O	ST	Yes	Data Converter Interface serial clock input/output pin.
CSDI	1	ST	Yes	Data Converter Interface serial data input pin.
CSDO	0	—	Yes	Data Converter Interface serial data output pin.
C1RX	I	ST	Yes	CAN1 bus receive pin.
C1TX	0		Yes	CAN1 bus transmit pin
C2RX	I	ST	Yes	CAN2 bus receive pin.
C2TX	0	—	Yes	CAN2 bus transmit pin
RTCC	0		No	Real-Time Clock and Calendar alarm output.
CVREF	0	Analog	No	Comparator Voltage Reference output.
C1IN1+, C1IN2-,	I	Analog	No	Comparator 1 inputs.
C1IN1-, C1IN3-				
C10UT	0	—	Yes	Comparator 1 output.
C2IN1+, C2IN2-,	Ι	Analog	No	Comparator 2 inputs.
C2IN1-, C2IN3-	-		.,	
C2001	0		Yes	Comparator 2 output.
C3IN1+, C3IN2-,	I	Analog	No	Comparator 3 inputs.
C2IN1-, C3IN3-			Vaa	Compositor 2 output
03001	0		res	
C4IN1+, C4IN2-,	I	Analog	No	Comparator 4 inputs.
C4IN1-, C4IN3-	~			
64001	U		res	
C5IN1-, C5IN2-,		Analog	No	Comparator 5 inputs.
C5IN3-, C5IN4-,				
C5IN1+			V	
C5001	0	—	Yes	Comparator 5 output.
Legend: CMOS = CM	10Scc	mnatible	input a	or output Analog = Analog input P = Power

TABLE 1-1:PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input

 ST = Schmitt Trigger input with CMOS levels
 O = Output

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

Note 1: This pin is not available on all devices. For more information, see the "Pin Diagrams" section for pin availability.

2: AVDD must be connected at all times.

I = Input

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-4).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGM3XX/6XX/7XX devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000 of Flash memory, with the actual address for the start of code at address, 0x000002 of Flash memory.

A more detailed discussion of the interrupt vector tables is provided in **Section 7.1** "Interrupt Vector **Table**".



FIGURE 4-4: PROGRAM MEMORY ORGANIZATION





IADLL	- -J.																	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140		—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	_	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	-	_	—	_	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Input Cap	ture 1 Buff	er Register							xxxx
IC1TMR	0146								Input Cap	ture 1 Tim	er Register							0000
IC2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	_	-	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C								Input Cap	ture 2 Buff	er Register							xxxx
IC2TMR	014E								Input Cap	ture 2 Tim	er Register							0000
IC3CON1	0150	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	-	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Input Cap	ture 3 Buff	er Register							xxxx
IC3TMR	0156								Input Cap	ture 3 Tim	er Register							0000
IC4CON1	0158		—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A		—	—	—	—	—		IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C	Input Capture 4 Buffer Register									xxxx							
IC4TMR	015E								Input Cap	ture 4 Tim	er Register							0000
IC5CON1	0160	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5CON2	0162	_	—	—	—	—	—	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC5BUF	0164								Input Cap	ture 5 Buff	er Register							xxxx
IC5TMR	0166								Input Cap	ture 5 Tim	er Register							0000
IC6CON1	0168	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC6CON2	016A	_	_	-	_	—	_	—	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC6BUF	016C								Input Cap	ture 6 Buff	er Register							xxxx
IC6TMR	016E			_					Input Cap	ture 6 Tim	er Register	-	-		-			0000
IC7CON1	0170	_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC7CON2	0172	_	—	—	—	—	—	_	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC7BUF	0174								Input Cap	ture 7 Buff	er Register							xxxx
IC7TMR	0176								Input Cap	ture 7 Tim	er Register							0000
IC8CON1	0178			ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC8CON2	017A	_	—	—	—	—	—	—	IC32	ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC8BUF	017C								Input Cap	ture 8 Buff	er Register							xxxx
IC8TMR	017E								Input Cap	ture 8 Tim	er Register							0000

TABLE 4-5: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 8 REGISTER MAP

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address, prior to modification, addresses an EDS or PSV page
- The EA calculation uses Pre- or Post-Modified Register Indirect Addressing. However, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-64 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

TABLE 4-64:OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS AND
PSV SPACE BOUNDARIES^(2,3,4)

0/11	/U. Before					After	
R/W Operation		DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description
O, Read		DSRPAG = 0x1FF	1	EDS: Last Page	DSRPAG = 0x1FF	0	See Note 1
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last Isw Page	DSRPAG = 0x300	1	PSV: First MSB Page
O, Read	[Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB Page	DSRPAG = 0x3FF	0	See Note 1
O, Write		DSWPAG = 0x1FF	1	EDS: Last Page	DSWPAG = 0x1FF	0	See Note 1
U, Read	r	DSRPAG = 0x001	1	PSV Page	DSRPAG = 0x001	0	See Note 1
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First lsw Page	DSRPAG = 0x200	0	See Note 1
U, Read	[111]	DSRPAG = 0x300	1	PSV: First MSB Page	DSRPAG = 0x2FF	1	PSV: Last Isw Page

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the Base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo Linear Addressing is not supported for large offsets.

NOTES:

TABLE 7-1:	INTERRUPT	VECTOR	DETAILS
------------	------------------	--------	---------

	Vector	IRQ		Inte	errupt Bit L	ocation
Interrupt Source	#	#	IVI Address	Flag	Enable	Priority
	Highe	est Natura	I Order Priority			
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>
DMA0 – DMA Channel 0	12	4	0x00001C	IFS0<4>	IEC0<4>	IPC1<2:0>
IC2 – Input Capture 2	13	5	0x00001E	IFS0<5>	IEC0<5>	IPC1<6:4>
OC2 – Output Compare 2	14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>
AD1 – ADC1 Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>
DMA1 – DMA Channel 1	22	14	0x000030	IFS0<14>	IEC0<14>	IPC3<10:8>
Reserved	23	15	0x000032	_	_	_
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>
CMP1 – Comparator Combined Event	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>
AD2 – ADC2 Convert Done	29	21	0x00003E	IFS1<5>	IEC1<5>	IPC5<6:4>
IC7 – Input Capture 7	30	22	0x000040	IFS1<6>	IEC1<6>	IPC5<10:8>
IC8 – Input Capture 8	31	23	0x000042	IFS1<7>	IEC1<7>	IPC5<14:12>
DMA2 – DMA Channel 2	32	24	0x000044	IFS1<8>	IEC1<8>	IPC6<2:0>
OC3 – Output Compare 3	33	25	0x000046	IFS1<9>	IEC1<9>	IPC6<6:4>
OC4 – Output Compare 4	34	26	0x000048	IFS1<10>	IEC1<10>	IPC6<10:8>
T4 – Timer4	35	27	0x00004A	IFS1<11>	IEC1<11>	IPC6<14:12>
T5 – Timer5	36	28	0x00004C	IFS1<12>	IEC1<12>	IPC7<2:0>
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>
U2RX – UART2 Receiver	38	30	0x000050	IFS1<14>	IEC1<14>	IPC7<10:8>
U2TX – UART2 Transmitter	39	31	0x000052	IFS1<15>	IEC1<15>	IPC7<14:12>
SPI2E – SPI2 Error	40	32	0x000054	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2<1>	IEC2<1>	IPC8<6:4>
C1RX – CAN1 RX Data Ready ⁽¹⁾	42	34	0x000058	IFS2<2>	IEC2<2>	IPC8<10:8>
C1 – CAN1 Event ⁽¹⁾	43	35	0x00005A	IFS2<3>	IEC2<3>	IPC8<14:12>
DMA3 – DMA Channel 3	44	36	0x00005C	IFS2<4>	IEC2<4>	IPC9<2:0>
IC3 – Input Capture 3	45	37	0x00005E	IFS2<5>	IEC2<5>	IPC9<6:4>
IC4 – Input Capture 4	46	38	0x000060	IFS2<6>	IEC2<6>	IPC9<10:8>
IC5 – Input Capture 5	47	39	0x000062	IFS2<7>	IEC2<7>	IPC9<14:12>
IC6 – Input Capture 6	48	40	0x000064	IFS2<8>	IEC2<8>	IPC10<2:0>

Note 1: This interrupt source is available on dsPIC33EPXXXGM6XX/7XX devices only.

2: This interrupt source is not available on 44-pin devices.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8
					=		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	II = I Inimplem	ented bit read	as '0'	
-n = Value at F		'1' = Rit is set	bit	·0' = Bit is clea	red	x = Bit is unk	nown
							nown
bit 15	NSTDIS: Inte	errupt Nesting	Disable bit				
	1 = Interrupt	nesting is disa	bled				
	0 = Interrupt	nesting is ena	bled				
bit 14	OVAERR: A	ccumulator A C	Overflow Trap F	lag bit			
	1 = Trap was	s caused by ov	erflow of Accur	mulator A			
hit 10		s not caused by		Coumulator A			
DIL 13			orflow of Accur	nay bit mulator B			
	1 = Trap was 0 = Trap was	s not caused by ov	y overflow of A	ccumulator B			
bit 12	COVAERR:	Accumulator A	Catastrophic (Overflow Trap F	lag bit		
	1 = Trap was	s caused by ca	tastrophic over	flow of Accumu	lator A		
	0 = Trap was	s not caused by	y catastrophic o	overflow of Accu	imulator A		
bit 11	COVBERR:	Accumulator E	Catastrophic	Overflow Trap F	lag bit		
	1 = Irap was 0 = Trap was	s caused by ca s not caused by	tastrophic over	tiow of Accumul	lator B Imulator B		
bit 10	OVATE: Acc	umulator A Ov	erflow Trap En	able bit			
	1 = Trap ove	erflow of Accum	nulator A				
	0 = Trap is d	lisabled					
bit 9	OVBTE: Acc	cumulator B Ov	erflow Trap En	able bit			
	1 = Trap ove	erflow of Accum	nulator B				
1.1.0				. 1 1. 11			
DIT 8	1 - Tran on	astrophic Over	TIOW Trap Enac	DIE DIT mulator A or R i	s onablod		
	1 = Trap of 0 0 = Trap is d	lisabled			senableu		
bit 7	SFTACERR	: Shift Accumu	ator Error Stat	us bit			
	1 = Math err	or trap was cau	used by an inva	alid accumulator	shift		
	0 = Math err	or trap was not	caused by an	invalid accumul	ator shift		
bit 6	DIVOERR: D	ivide-by-Zero I	Error Status bit				
	1 = Math err	or trap was cau	used by a divid	e-by-zero			
bit 5			r Trop Elog bit	iivide-by-zero			
bit 5	1 = DMA Co	ntroller tran ha	s occurred				
	0 = DMA Co	ntroller trap ha	s not occurred				
bit 4	MATHERR:	Math Error Sta	tus bit				
	1 = Math err	or trap has occ	urred				
	0 = Math err	or trap has not	occurred				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	ILR<3:0>: Ne	w CPU Interru	pt Priority Lev	el bits			
	1111 = CPU	Interrupt Priorit	ty Level is 15				
	•						
	•						
		Interrupt Drierit	hulovolio 1				
	0001 = CPU	Interrupt Priori	ty Level is 0				
bit 7-0	VECNUM<7:	0>: Vector Nun	nber of Pendin	a Interrupt bits	3		
	111111111 =	255. Reserved	: do not use	.g			
	•	,	,				
	•						
	•						
	00001001 =	9, IC1 – Input (Capture 1				
	00001000 =	8, INTU – EXTE	rnal Interrupt (J			
	00000111 =	7, Reserved; d	o not use				
	00000110 =	5 DMA Contro	ller error trap				
	00000101 =	4 Math error tr	nei enoi ilap				
	0000011 =	3 Stack error t	ran				
	00000010 =	2. Generic har	d trap				
	00000001 =	1, Address erro	or trap				
	00000000 =	0, Oscillator fai	il trap				

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ROON	—	ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾		
bit 15				•			bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	—	—	—		—	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	Iown		
bit 15	ROON: Refer	ence Oscillato	r Output Enab	ole bit	(2)				
	1 = Reference	e oscillator out	out is enabled	on the REFCL	.K pin ⁽²⁾				
L:4 4	0 = Reference	e oscillator outp	out is disabled	1					
DIL 14	Unimplemented: Read as '0'								
DIL 13	1 - Poforonov	erence Oscilla	nor Run in Sie	to run in Sloon					
	0 = Reference	e oscillator out	out is disabled	d in Sleep					
bit 12	ROSEL: Refe	erence Oscillato	or Source Sel	ect bit					
	1 = Oscillator	crystal is used	as the refere	nce clock					
	0 = System cl	lock is used as	the reference	eclock					
bit 11-8	RODIV<3:0>:	Reference Os	cillator Divide	er bits ⁽¹⁾					
	1111 = Refer	ence clock divi	ded by 32,76	8					
	1110 = Refer	ence clock divi ence clock divi	ded by 16,384 ded by 8 192	4					
	1100 = Refer	ence clock divi	ded by 4,096						
	1011 = Refer	ence clock divi	ded by 2,048						
	1010 = Refer	ence clock divi	ded by 1,024						
	1001 = Refer	ence clock divi ence clock divi	ded by 512 ded by 256						
	0111 = Refer	ence clock divi	ded by 128						
	0110 = Reference clock divided by 64								
	0101 = Refer	ence clock divi	ded by 32						
	0100 = Refer	ence clock divi	ded by 16						
	0010 = Refer	ence clock divi	ded by 4						
	0001 = Refer	ence clock divi	ded by 2						
	0000 = Refer	ence clock							
bit 7-0	Unimplemen	ted: Read as '	0'						

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24EFamily Reference Manual", "Output Compare" (DS70005157), which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of eight available clock sources for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See the *"dsPIC33/PIC24 Family Reference Manual"*, **"Output Compare"** (DS70005157) for OCxR and OCxRS register restrictions.







REGISTER 16-9: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	_	—	CHOPCLK9	CHOPCLK8
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| CHOPCLK7 | CHOPCLK6 | CHOPCLK5 | CHOPCLK4 | CHOPCLK3 | CHOPCLK2 | CHOPCLK1 | CHOPCLK0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CHPCLKEN: Enable Chop Clock Generator bit
	1 = Chop clock generator is enabled
	0 = Chop clock generator is disabled
bit 14-10	Unimplemented: Read as '0'
bit 9-0	CHOPCLK<9:0>: Chop Clock Divider bits
	The frequency of the chop clock signal is given by the following expression: Chop Frequency = (FP/PCLKDIV<2:0>)/(CHOP<9:0> + 1)

REGISTER 16-10: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			MDC	C<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			MD	C<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'				
-n = Value at F	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown		

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

REGISTER 16-21: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3	FLTSRC<4:0>: Fault Control Signal Source Select for PWMx Generator # bits 11111 = Fault 32 (default) 11110 = Reserved • • • • • • • • • • • • •
	00011 = Fault 4 00010 = Fault 3 00001 = Fault 2 00000 = Fault 1
bit 2	FLTPOL: Fault Polarity for PWMx Generator # bit ⁽¹⁾ 1 = The selected Fault source is active-low 0 = The selected Fault source is active-high
bit 1-0	FLTMOD<1:0>: Fault Mode for PWMx Generator # bits 11 = Fault input is disabled 10 = Reserved 01 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDATx values (cycle) 00 = The selected Fault source forces the PWMxH, PWMxL pins to FLTDATx values (latched condition)

Note 1: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

21.0 CONTROLLER AREA NETWORK (CAN) MODULE (dsPIC33EPXXXGM6XX/7XX DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGM3XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Enhanced Controller Area Network (ECAN™)"** (DS70353), which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGM6XX/7XX devices contain two CAN modules.

The CAN module is a communication controller, implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The CAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and Extended Data Frames
- 0-8 Bytes of Data Length
- Programmable Bit Rate, up to 1 Mbit/sec
- Automatic Response to Remote Transmission Requests
- Up to 8 Transmit Buffers with Application Specified Prioritization and Abort Capability (each buffer can contain up to 8 bytes of data)
- Up to 32 Receive Buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 Full (Standard/Extended Identifier) Acceptance Filters
- Three Full Acceptance Filter Masks
- DeviceNet[™] Addressing Support
- Programmable Wake-up Functionality with Integrated Low-Pass Filter
- Programmable Loopback mode supports Self-Test Operation
- Signaling via Interrupt Capabilities for all CAN Receiver and Transmitter Error States
- · Programmable Clock Source
- Programmable Link to Input Capture 2 (IC2) module for Timestamping and Network Synchronization
- · Low-Power Sleep and Idle modes

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

REGISTER 25-6: PTGSDLIM: PTG STEP DELAY LIMIT REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
1011 0	1411 0	1011 0		IM <15:05	1011 0	10110				
			PIGSDL	10:82						
bit 15 b										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PTGSDLIM<7:0>									
bit 7							bit 0			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits Holds a PTG step delay value, representing the number of additional PTG clocks, between the start of a Step command and the completion of a Step command.

- **Note 1:** A base step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).
 - 2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 25-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			PTGC0	_IM<15:8>					
bit 15 bit 8									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			PTGC0	LIM<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits

'1' = Bit is set

May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).



TABLE 33-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS ⁽¹⁾

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽²⁾		Min.	Тур.	Max.	Units	Conditions
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (TCY + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler value (1, 8, 64, 256)
			Asynchronous	35	_	—	ns	
TA11	ΤτxL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = Prescaler value (1, 8, 64, 256)
			Asynchronous	10		—	ns	
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N		_	ns	N = Prescaler value (1, 8, 64, 256)
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting TCS (T1CON<1>) bit)		DC		50	kHz	
TA20	TCKEXTMRL	Delay from E Clock Edge Increment	External T1CK to Timer	0.75 Tcy + 40		1.75 Tcy + 40	ns	

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.





TABLE 33-31: QEIX INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Max.	Units	Conditions	
TQ50	TqIL	Filter Time to Recognize Low with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ51	TqiH	Filter Time to Recognize High with Digital Filter	3 * N * TCY	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)	3 Тсү	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEAx and QEBx is shown for Position Counter Reset timing only. Shown for forward direction only (QEAx leads QEBx). Same timing applies for reverse direction (QEAx lags QEBx) but index pulse recognition occurs on falling edge.

АС СНА	RACTERIS	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $								
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
	ADC Accuracy (10-Bit Mode)									
AD20b	Nr	Resolution	10) Data B	its	bits				
AD21b	INL	Integral Nonlinearity	-0.625		0.625	LSb	$-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ (Note 2)}$			
			-1.5		1.5	LSb	+85°C < TA \leq +125°C (Note 2)			
AD22b	DNL	Differential Nonlinearity	-0.25	—	0.25	LSb	$-40^{\circ}C \le TA \le +85^{\circ}C \text{ (Note 2)}$			
			-0.25	_	0.25	LSb	+85°C < TA ≤ +125°C (Note 2)			
AD23b	Gerr	Gain Error	-2.5	—	2.5	LSb	-40°C ≤ TA ≤ +85°C (Note 2)			
			-2.5	_	2.5	LSb	+85°C < TA ≤ +125°C (Note 2)			
AD24b	EOFF	Offset Error	-1.25	—	1.25	LSb	-40°C ≤ TA ≤ +85°C (Note 2)			
			-1.25		1.25	LSb	+85°C < TA ≤ +125°C (Note 2)			
AD25b		Monotonicity	_	—		—	Guaranteed			
		Dynamic P	erforman	ce (10-E	Bit Mode)				
AD30b	THD	Total Harmonic Distortion ⁽³⁾		64	—	dB				
AD31b	SINAD	Signal to Noise and Distortion ⁽³⁾	—	57	—	dB				
AD32b	SFDR	Spurious Free Dynamic Range ⁽³⁾	_	72	_	dB				
AD33b	Fnyq	Input Signal Bandwidth ⁽³⁾	—	550		kHz				
AD34b	ENOB	Effective Number of Bits ⁽³⁾	—	9.4	_	bits				

TABLE 33-58: ADCx MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, may have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2	6.6			
Optional Center Pad Length	T2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.85	
Distance Between Pads	G	0.25			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B