

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, QEI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	48K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 49x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep512gm710-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

dsPIC33EPXXXGM3XX/6XX/7XX

Pin Diagrams (Continued)











TABLE 4-10: PWM GENERATOR 2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0C40	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP	-	MTBS	CAM	XPRES	IUE	0000
IOCON2	0C42	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON2	0C44	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC2	0C46		PDC2<15:0> 00									0000						
PHASE2	0C48		PHASE2<15:0> 000									0000						
DTR2	0C4A	_	_	- DTR2<13:0> 000									0000					
ALTDTR2	0C4C	_	_							ALTDTF	2<13:0>							0000
SDC2	0C4E								SDC2	<15:0>								0000
SPHASE2	0C50								SPHAS	E2<15:0>								0000
TRIG2	0C52								TRGCN	1P<15:0>								0000
TRGCON2	0C54	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	_	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP2	0C78								PWMCA	P2<15:0>								0000
LEBCON2	0C5A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY2	0C5C	_	—	—	—						LEB<	1:0>						0000
AUXCON2	0C5E	_		—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0		_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: PWM GENERATOR 3 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0C60	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	DTCP		MTBS	CAM	XPRES	IUE	0000
IOCON3	0C62	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	C000
FCLCON3	0C64	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	00F8
PDC3	0C66		PDC3<15:0> 0										0000					
PHASE3	0C68		PHASE3<15:0> 00								0000							
DTR3	0C6A	_	DTR3<13:0> 00									0000						
ALTDTR3	0C6C	_								ALTDTF	3<13:0>							0000
SDC3	0C6E								SDC3	<15:0>								0000
SPHASE3	0C70								SPHASE	E3<15:0>								0000
TRIG3	0C72								TRGCM	IP<15:0>								0000
TRGCON3	0C74	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0			_	_	_		TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
PWMCAP3	0C78								PWMCA	P3<15:0>								0000
LEBCON3	0C7A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_		BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
LEBDLY3	0C7C	_	_	_	_						LEB<	11:0>						0000
AUXCON3	0C7E	_	_	_	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	_	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPR	R IOPUWR	—	—	VREGSF	—	CM	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Reada	ıble bit	W = Writable	bit	U = Unimplei	mented bit, reac	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	Iown
bit 15 bit 14	TRAPR : Trap 1 = A Trap Co 0 = A Trap Co IOPUWR : Ille 1 = An illega Address	Reset Flag bit onflict Reset ha onflict Reset ha gal Opcode or l opcode detec Pointer caused	s occurred s not occurre Uninitialized ¹ ction, an illeg a Reset	d W Access Res gal address m	et Flag bit ode or Uninitial	ized W registe	er used as an
hit 12 12		topcode of Offi	nilializeu vv r	Register Reset	has not occurre	a	
bit 11		sh Voltago Por	J Julator Stand	by During Sloo	n hit		
DILTI	1 = Flash Vol 0 = Flash Vol	Itage regulator	is active durir goes into Sta	ng Sleep ndby mode du	ring Sleep		
bit 10	Unimplemen	ted: Read as '	o'				
bit 9	CM: Configur	ation Mismatch	Flag bit				
	1 = A Configu 0 = A Configu	uration Mismato	h Reset has h Reset has	occurred. NOT occurred			
bit 8	VREGS: Volta	age Regulator S	Standby Durir	ng Sleep bit			
	1 = Voltage r 0 = Voltage r	egulator is active egulator goes i	ve during Slee nto Standby r	ep mode during SI	еер		
bit 7	EXTR: Extern	nal Reset (MCL	R) Pin bit				
	1 = A Master 0 = A Master	Clear (pin) Res Clear (pin) Res	set has occuri set has not oc	red curred			
bit 6	SWR: Softwa	re RESET (Insti	ruction) Flag	bit			
	1 = A reset 0 = A reset	instruction has instruction has	been execute not been exe	ed ecuted			
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit ⁽²⁾			
	1 = WDT is ei 0 = WDT is di	nabled isabled					
bit 4	WDTO: Watc	hdog Timer Tin	ne-out Flag bi	t			
	1 = WDT time 0 = WDT time	e-out has occur e-out has not oc	red ccurred				
Note 1:	All of the Reset sta	atus bits can be	set or cleare	d in software. S	Setting one of th	ese bits in softw	ware does not
2.	If the FWDTEN Co	onfiguration bit i	is '1' (unprog	rammed) the V	WDT is always e	nabled regard	lless of the

RCON: RESET CONTROL REGISTER⁽¹⁾ **REGISTER 6-1:**

e сy SWDTEN bit setting.

		DAMA					
	T4MD	TSIVID	I ZIVID	TIMD	QEIIMD	PVVIVIIVID	
							DIL O
R/W-0	R/W-0	R/W-0	R/W-0	R/W/-0	R/W-0	R/W-0	R/W-0
12C1MD			SPI2MD	SPI1MD	C2MD ⁽¹⁾		
bit 7	OZIND			GITTIND	OLIND	0 mile	bit 0
							5100
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	T5MD: Timer	5 Module Disab	le bit				
	1 = Timer5 m	odule is disable	d				
	0 = Timer5 m	odule is enable	d				
bit 14	T4MD: Timer4	4 Module Disab	le bit				
	1 = Timer4 meters	odule is disable	ed a				
hit 10	0 = 1 mer4 mer4		u la hit				
DIL 13	1 - Timor3 m	odulo is disable					
	0 = Timer3 m	odule is disable	d				
bit 12	T2MD: Timer2	2 Module Disab	le bit				
	1 = Timer2 m	odule is disable	d				
	0 = Timer2 m	odule is enable	d				
bit 11	T1MD: Timer	1 Module Disab	le bit				
	1 = Timer1 m	odule is disable	d				
	0 = limer1 m	odule is enable	d				
bit 10		11 Module Disa	ble bit				
	1 = QEI1 mod 0 = QEI1 mod	lule is disabled					
bit 9	PWMMD: PW	/M Module Disa	able bit				
	1 = PWM mod	dule is disabled					
	0 = PWM mod	dule is enabled					
bit 8	DCIMD: DCI I	Module Disable	bit				
	1 = DCI modu	le is disabled					
bit 7		1 Module Disah	le hit				
bit i	$1 = 12C1 \mod 1$	ule is disabled					
	$0 = 12C1 \mod$	ule is enabled					
bit 6	U2MD: UART	2 Module Disal	ole bit				
	1 = UART2 m	odule is disable	ed				
	0 = UART2 m	odule is enable	ed				
bit 5	U1MD: UART	1 Module Disal	ole bit				
	1 = UART1 m	odule is disable	ed				
			iu iii				

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: These bits are available on dsPIC33EPXXXGM6XX/7XX devices only.

REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER	R 4
---	-----

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	U-0	U-0		
	<u> </u>	U4MD		REFOMD	CTMUMD	<u> </u>	—		
bit 7							bit 0		
r									
Legend:									
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-6	Unimplemen	ted: Read as '0)'						
bit 5	U4MD: UART	4 Module Disal	ole bit						
	1 = UART4 m	odule is disable	ed						
	0 = UART4 m	odule is enable	d						
bit 4	Unimplemen	ted: Read as '0)'						
bit 3	REFOMD: Re	eference Clock	Module Disabl	e bit					
	1 = Reference clock module is disabled								
	0 = Reference clock module is enabled								
bit 2	CTMUMD: C	TMU Module Di	sable bit						
	1 = CTMU mo	odule is disable	d						
	0 = CTMU mo	odule is enabled	t						

bit 1-0 Unimplemented: Read as '0'

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	PWM6MD	PWM5MD	PWM4MD	PWM3MD	PWM2MD	PWM1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_	—	—	—	—	—	SPI3MD
bit 7			•				bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	PWM6MD:PWM1MD: PWMx (x = 1-6) Module Disable bit
	1 = PWMx module is disabled
	0 = PWMx module is enabled
bit 7-1	Unimplemented: Read as '0'
bit 0	SPI3MD: SPI3 Module Disable bit
	1 = SPI3 module is disabled 0 = SPI3 module is enabled

© 2013-2014 Microchip Technology Inc.

REGISTER 21-10: C	CREATER OF SECONDARY CONFIGURATION REGISTER 2
-------------------	--

r											
U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
—	WAKFIL	—	—	—	SEG2PH2	SEG2PH1	SEG2PH0				
bit 15							bit 8				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0				
bit 7							bit 0				
											
Legend:											
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	כ'								
bit 14	WAKFIL: Sele	ect CAN Bus L	ine Filter for V	/ake-up bit							
	1 = Uses CAN	N bus line filter	for wake-up								
hit 13₋11		Jnimplemented: Read as '0'									
bit 10-8	SEG2PH-2.0	SEG2PH-2:0>: Phase Segment 2 hits									
bit 10-0	111 = 1 enoth	is 8 x To									
	•										
	•										
	•	:. 1 T o									
h :+ 7				-4 1- 14							
DIT /	SEG2PHIS:	Phase Segmer	it 2 Time Sele	Ct DIt							
	1 = Freely pro-0 = Maximum	of SEG1PHx b	oits or Informa	tion Processin	a Time (IPT), w	hichever is are	ater				
bit 6	SAM: Sample	e of the CAN Bu	us Line bit		5						
	1 = Bus line is	s sampled three	e times at the	sample point							
	0 = Bus line is	s sampled once	e at the sample	e point							
bit 5-3	SEG1PH<2:0	>: Phase Segn	nent 1 bits								
	111 = Length	is 8 x Tq									
	•										
	•										
	000 = Length	is 1 x Tq									
bit 2-0	PRSEG<2:0>	: Propagation	Time Segmen	t bits							
	111 = Length	is 8 x Tq									
	•										
	•										
	000 = Length	is 1 x Tq									
	2										

21.4 CAN Message Buffers

CAN Message Buffers are part of RAM memory. They are not CAN Special Function Registers. The user application must directly write into the RAM area that is configured for CAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: CANx MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	_	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-2	SID<10:0>: S	Standard Identif	ier bits				
bit 1	SRR: Substitut	ute Remote Re	quest bit				
	When IDE =	0:					
	1 = Message	will request rer	note transmis	ssion			
	0 = Normal m	nessage					
	When IDE = 2	1:					
	The SRR bit I	must be set to '	1'.				
bit 0	IDE: Extende	d Identifier bit					
	1 = Message 0 = Message	will transmit ar will transmit a	n Extended Id Standard Ider	entifier ntifier			

BUFFER 21-2: CANx MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
_	—	—	_	EID<17:14>					
bit 15							bit 8		
r									
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			EID<	:13:6>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

- bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
- 1111 = Fosc 1110 = OSCI pin 1101 = FRC oscillator 1100 = Reserved 1011 = Internal LPRC oscillator 1010 = Reserved 100x = Reserved 0111 = Reserved 0110 = Reserved 0101 = Reserved 0100 = CMP1 module⁽¹⁾ 0011 = CTED2 pin 0010 = CTED1 pin 0001 = OC1 module 0000 = IC1 module Unimplemented: Read as '0'

bit 1-0

Note 1: If the TGEN bit is set to '1', then the CMP1 module should be selected as the Edge 2 source in the EDG2SELx bits field; otherwise, the module will not function.

REGISTER 24-5: RSCON: DCI RECEIVE SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RSE	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 RSE<15:0>: DCI Receive Slot Enable bits

1 = CSDI data is received during Individual Time Slot n

0 = CSDI data is ignored during Individual Time Slot n

REGISTER 24-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TSE	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TSE	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-0 TSE<15:0>: DCI Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during Individual Time Slot n

0 = CSDO pin is tri-stated or driven to logic '0' during the individual time slot, depending on the state of the CSDOM bit





							D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS
bit 15							bit 8
	D 444 0	D 444 0	D M M	D 444 0	5444.0		D 444 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0
OC4CS	OC3CS	OC21SS	OCTISS				
bit 7							bit 0
Lananda							
Legena:			1.11				
R = Readar		vv = vvritable	DIT		nented bit, read		
-n = Value a	at POR	'1' = Bit is set		0' = Bit is cle	ared	x = Bit is unkr	nown
6:4 <i>4</i> F		mala Trianan D					
DIL 15	1 = Conorato	s trigger when	the broadcast	JCX DIL t command is c	vocutod		
	0 = Does not	aenerate triage	er when the b	roadcast comm	nand is executed	d	
bit 14	ADCTS3: Sa	mple Trigger P	TGO14 for AI	Cx bit		-	
	1 = Generate	s trigger when	the broadcas	t command is e	executed		
	0 = Does not	generate trigge	er when the b	roadcast comm	nand is executed	d	
bit 13	ADCTS2: Sa	mple Trigger P	TGO13 for Al	DCx bit			
	1 = Generate	s trigger when	the broadcas	t command is e	executed		
	0 = Does not	generate trigge	er when the b	roadcast comm	nand is executed	d	
bit 12	ADCTS1: Sa	mple Trigger P	TGO12 for AI	DCx bit			
	1 = Generate	s trigger when	the broadcas	t command is e	executed	d	
hit 11	ICATSS: Trig	generate trigge	ation Source	for IC4 bit		L	
	1 = Generate	s trigger/synch	ronization wh	en the broadca	est command is	executed	
	0 = Does not	generate trigge	er/synchroniza	ation when the	broadcast com	mand is execut	ed
bit 10	IC3TSS: Trigg	ger/Synchroniz	ation Source	for IC3 bit			
	1 = Generate 0 = Does not	s trigger/synch generate trigge	ronization wh er/svnchroniza	en the broadca ation when the	est command is broadcast comr	executed mand is execut	ed
hit 9	IC2TSS: Trig	ger/Synchroniz	ation Source	for IC2 bit			
2.1.0	1 = Generate	s trigger/synch	ronization wh	en the broadca	ast command is	executed	
	0 = Does not	generate trigge	er/synchroniza	ation when the	broadcast com	nand is execute	ed
bit 8	IC1TSS: Trigg	ger/Synchroniz	ation Source	for IC1 bit			
	1 = Generate 0 = Does not	s trigger/synch generate trigge	ronization wh er/synchroniza	en the broadca ation when the	ist command is broadcast comr	executed mand is execut	ed
bit 7	OC4CS: Cloc	k Source for C	C4 bit				
	1 = Generate 0 = Does not	s clock pulse w generate clock	/hen the broa	dcast comman he broadcast c	d is executed command is exe	cuted	
bit 6	OC3CS: Cloc	k Source for C	C3 bit				
	1 = Generate	s clock pulse w	hen the broa	dcast comman	d is executed		
	0 = Does not	generate clock	pulse when t	he broadcast o	command is exe	cuted	
bit 5	OC2CS: Cloc	k Source for O	C2 bit				
	1 = Generate	s clock pulse w	hen the broa	dcast comman	d is executed	cuted	
	0 - 2063 100	generale ciuch				Guildu	
Note 1: 7	This register is rea PTGSTRT = 1).	id-only when th	e PTG modul	e is executing	Step commands	3 (PTGEN = 1 a	and
0 . 7				DET 011 1111	Chan again		

REGISTER 25-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2)

2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

33.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EPXXXGM3XX/6XX/ 7XX AC characteristics and timing parameters.

TABLE 33-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 33.1 "DC Characteristics" .

FIGURE 33-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 33-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		—	400	pF	In l ² C™ mode

Г

AC CHARACTERISTICS			(unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
TB10	ТтхН	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256)
TB11	ΤτxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TB15, N = Prescale value (1, 8, 64, 256)
TB15	ΤτχΡ	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	—	_	ns	N = Prescale value (1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from E Clock Edge Increment	External TxCK to Timer	0.75 Tcy + 40		1.75 Tcy + 40	ns	

TABLE 33-23: TIMER2 AND TIMER4 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS . .

... ~

.

.

.

Note 1: These parameters are characterized, but are not tested in manufacturing.

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Chara	cteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
TC10	ТтхН	TxCK High Time	Synchronous	Тсү + 20			ns	Must also meet Parameter TC15
TC11	ΤτxL	TxCK Low Time	Synchronous	Tcy + 20		_	ns	Must also meet Parameter TC15
TC15	ΤτχΡ	TxCK Input Period	Synchronous, with Prescaler	2 Tcy + 40		_	ns	N = Prescale value (1, 8, 64, 256)
TC20 TCKEXTMRL Delay from External TxCK Clock Edge to Timer Increment			0.75 Tcy + 40		1.75 Tcy + 40	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.





TABLE 33-33:SPI2 AND SPI3 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY)TIMING REQUIREMENTS

АС СНА	RACTERIST	rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCKx Frequency		_	15	MHz	(Note 3)	
SP20	TscF	SCKx Output Fall Time	_	_		ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCKx Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

АС СНА	AC CHARACTERISTICS			d Opera otherwi g tempe	ting Con se stated rature	ditions J) ⁽¹⁾ -40°C ≤ -40°C ≤	: 3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended		
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		ADC A	ccuracy (10-Bit N	lode)				
AD20b	Nr	Resolution	10) Data B	its	bits			
AD21b	INL	Integral Nonlinearity	-0.625		0.625	LSb	$-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ (Note 2)}$		
			-1.5		1.5	LSb	+85°C < TA \leq +125°C (Note 2)		
AD22b	DNL	Differential Nonlinearity	-0.25	—	0.25	LSb	$-40^{\circ}C \le TA \le +85^{\circ}C \text{ (Note 2)}$		
			-0.25	_	0.25	LSb	+85°C < TA ≤ +125°C (Note 2)		
AD23b	Gerr	Gain Error	-2.5	—	2.5	LSb	-40°C ≤ TA ≤ +85°C (Note 2)		
			-2.5	_	2.5	LSb	+85°C < TA ≤ +125°C (Note 2)		
AD24b	EOFF	Offset Error	-1.25	—	1.25	LSb	-40°C ≤ TA ≤ +85°C (Note 2)		
			-1.25		1.25	LSb	+85°C < TA ≤ +125°C (Note 2)		
AD25b		Monotonicity	_	—		—	Guaranteed		
		Dynamic P	erforman	ce (10-E	Bit Mode)			
AD30b	THD	Total Harmonic Distortion ⁽³⁾		64	—	dB			
AD31b	SINAD	Signal to Noise and Distortion ⁽³⁾	—	57	—	dB			
AD32b	SFDR	Spurious Free Dynamic Range ⁽³⁾	_	72	_	dB			
AD33b	Fnyq	Input Signal Bandwidth ⁽³⁾	—	550		kHz			
AD34b	ENOB	Effective Number of Bits ⁽³⁾	—	9.4	_	bits			

TABLE 33-58: ADCx MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, may have degraded performance. Refer to Parameter BO10 in Table 33-12 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

35.1 Package Marking Information (Continued)

64-Lead TQFP (10x10x1 mm)



Example



100-Lead TQFP (12x12x1 mm)



100-Lead TQFP (14x14x1 mm)



121-Lead TFBGA (10x10x1.1 mm)



Example



Example







44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			6.60	
Optional Center Pad Length	T2			6.60	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)			0.85		
Distance Between Pads	G	0.25			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trade Architecture — Core Family — Program Memo Product Group Pin Count — Tape and Reel F Temperature Ra Package — Pattern —	dsPIC 33 EP 512 GM7 10 T - I / PT XXX emark	Example: dsPIC33EP512GM710-I/PT: dsPIC33, Enhanced Performance, 512-Kbyte program memory, 100-pin, Industrial temperature, TQFP package.
Architecture:	33 = 16-Bit Digital Signal Controller	
Family:	EP = Enhanced Performance	
Product Group:	GM7 = General Purpose plus Motor Control Family	
Pin Count:	04 = 44-pin 06 = 64-pin 10 = 100/124-pin	
Temperature Range:	$ \begin{array}{l} &= -40^{\circ}\text{C to } +85^{\circ}\text{C (Industrial)} \\ \text{E} &= -40^{\circ}\text{C to } +125^{\circ}\text{C (Extended)} \end{array} $	
Package:	BG= Plastic Thin Profile Ball Grid Array - (121-pin) 10x10 mm body (TFBGA)ML= Plastic Quad, No Lead Package - (44-pin) 8x8 mm body (QFN)MR= Plastic Quad, No Lead Package - (64-pin) 9x9 mm body (QFN)PT= Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP)PT= Plastic Thin Quad Flatpack - (64-pin) 10x10 mm body (TQFP)PT= Thin Quad Flatpack - (100-pin) 12x12x1 mm body (TQFP)PF= Thin Quad Flatpack - (100-pin) 14x14x1 mm body (TQFP)	