



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	SIO, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21183sp-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21183sp-u0</a>

## 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C/Tiny Series CPU core, and is packaged in a 20-pin molded-plastic LSSOP, SDIP or a 28-pin plastic molded-HWQFN. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/19 Group has on-chip data flash ROM (1 KB × 2 blocks).

The difference between the R8C/18 Group and R8C/19 Group is only the presence or absence of data flash ROM. Their peripheral functions are the same.

### 1.1 Applications

Electric household appliances, office equipment, housing equipment (sensors, security systems), general industrial equipment, audio equipment, etc.

## 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/18 Group and Table 1.2 outlines the Functions and Specifications for R8C/19 Group.


**Table 1.1 Functions and Specifications for R8C/18 Group**

	Item	Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ( $f(XIN) = 20$ MHz, $VCC = 3.0$ to $5.5$ V) 100 ns ( $f(XIN) = 10$ MHz, $VCC = 2.7$ to $5.5$ V)
	Operation mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to <b>Table 1.3 Product Information for R8C/18 Group</b>
Peripheral Functions	Ports	I/O ports: 13 pins (including LED drive port) Input port: 3 pins
	LED drive ports	I/O ports: 4 pins
	Timers	Timer X: 8 bits $\times$ 1 channel, timer Z: 8 bits $\times$ 1 channel (Each timer equipped with 8-bit prescaler) Timer C: 16 bits $\times$ 1 channel (Input capture and output compare circuits)
	Serial interfaces	1 channel Clock synchronous serial I/O, UART 1 channel UART
	Comparator	1-bit comparator: 1 circuit, 4 channels
	Watchdog timer	15 bits $\times$ 1 channel (with prescaler) Reset start selectable, count source protection mode
	Interrupts	Internal: 10 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	2 circuits • Main clock oscillation circuit (with on-chip feedback resistor) • On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function
	Oscillation stop detection function	Main clock oscillation stop detection function
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electric Characteristics	Supply voltage	$VCC = 3.0$ to $5.5$ V ( $f(XIN) = 20$ MHz) $VCC = 2.7$ to $5.5$ V ( $f(XIN) = 10$ MHz)
	Current consumption	Typ. 9 mA ( $VCC = 5.0$ V, $f(XIN) = 20$ MHz, comparator stopped) Typ. 5 mA ( $VCC = 3.0$ V, $f(XIN) = 10$ MHz, comparator stopped) Typ. 35 $\mu$ A ( $VCC = 3.0$ V, wait mode, peripheral clock off) Typ. 0.7 $\mu$ A ( $VCC = 3.0$ V, stop mode)
Flash Memory	Programming and erasure voltage	$VCC = 2.7$ to $5.5$ V
	Programming and erasure endurance	100 times
Operating Ambient Temperature		-20 to 85°C -40 to 85°C (D version)
Package		20-pin molded-plastic LSSOP
		20-pin molded-plastic SDIP
		28-pin molded-plastic HWQFN

**Table 1.4 Product Information for R8C/19 Group****Current of Apr. 2006**

Type No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F21191SP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	Flash memory version  D version
R5F21192SP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	
R5F21193SP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F21194SP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21191DSP (D)	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	
R5F21192DSP (D)	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	
R5F21193DSP (D)	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A	
R5F21194DSP (D)	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21191DD	4 Kbytes	1 Kbyte × 2	384 bytes	PRDP0020BA-A	Flash memory version
R5F21192DD	8 Kbytes	1 Kbyte × 2	512 bytes	PRDP0020BA-A	
R5F21193DD	12 Kbytes	1 Kbyte × 2	768 bytes	PRDP0020BA-A	
R5F21194DD	16 Kbytes	1 Kbyte × 2	1 Kbyte	PRDP0020BA-A	
R5F21192NP	8 Kbytes	1 Kbyte × 2	512 bytes	PWQN0028KA-B	Flash memory version
R5F21193NP	12 Kbytes	1 Kbyte × 2	768 bytes	PWQN0028KA-B	
R5F21194NP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PWQN0028KA-B	

(D): Under Development

**Figure 1.3 Type Number, Memory Size, and Package of R8C/19 Group**





Figure 1.6 Pin Assignments for PWQN0028KA-B Package (Top View)

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



**Figure 2.1 CPU Registers**

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic and logic operations. A1 is analogous to A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide, indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation results in an overflow; otherwise to 0.

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.4 list the special function registers.

**Table 4.1 SFR Information (1)(1)**

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h	Address Match Interrupt Enable Register	AIER	00h
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OSD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00011111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			X0h
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			X0h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
001Dh			
001Eh	INT0 Input Filter Select Register	INT0F	00h
001Fh			
0020h	High-Speed On-Chip Oscillator Control Register 0	HRA0	00h
0021h	High-Speed On-Chip Oscillator Control Register 1	HRA1	When shipping
0022h	High-Speed On-Chip Oscillator Control Register 2	HRA2	00h
0023h			
0024h			
0025h			
0026h			
0027h			
0028h			
0029h			
002Ah			
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup> 01000000b <sup>(4)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register <sup>(2)</sup>	VW1C	0000X000b <sup>(3)</sup> 0100X001b <sup>(4)</sup>
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			

X: Undefined

**NOTES:**

1. The blank regions are reserved. Do not access locations in these regions.
2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
3. After hardware reset.
4. After power-on reset or voltage monitor 1 reset.
5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.



**Table 4.2 SFR Information (2)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h			
0049h			
004Ah			
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	Comparator Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer X Interrupt Control Register	TXIC	XXXXX000b
0057h			
0058h	Timer Z Interrupt Control Register	TZIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XXXXX000b
005Ah	INT3 Interrupt Control Register	INT3IC	XXXXX000b
005Bh	Timer C Interrupt Control Register	TCIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.4 SFR Information (4)<sup>(1)</sup>**

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h	A/D Control Register 2	ADCON2	00h
00D1h			
00D2h			
00D3h			
00D4h			
00D5h			
00D6h			
00D7h			
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	A/D Control Register 0	ADCON0	00000XXXb
00E1h			
00E2h			
00E3h			
00E4h			
00E5h			
00E6h			
00E7h			
00E8h			
00E9h			
00EAh			
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h	A/D Control Register 1	ADCON1	00h
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh			
0100h	Port P1 Register	P1	XXh
0101h			
0102h			
0103h			
0104h			
0105h			
0106h			
0107h			
0108h			
0109h			
010Ah			
010Bh			
010Ch			
010Dh			
010Eh			
010Fh			
0110h	Port P1 Direction Register	PD1	00h
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Port P3 Register	P3	XXh
0121h			
0122h			
0123h			
0124h			
0125h			
0126h			
0127h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			
012Dh			
012Eh			
012Fh			
0130h	Port P3 Direction Register	PD3	00h
0131h			
0132h			
0133h			
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
0140h	Port P4 Register	P4	XXh
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h	Port P4 Direction Register	PD4	00h
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	Pull-Up Control Register 0	PUR0	00XX0000b
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Pull-Up Control Register 1	PUR1	XXXXXX0Xb
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
0180h	Port P1 Drive Capacity Control Register	DRR	00h
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h	Timer C Output Control Register	TCOUT	00h
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h	Flash Memory Control Register 4	FMR4	01000000b
01A1h			
01A2h			
01A3h			
01A4h	Flash Memory Control Register 1	FMR1	1000000Xb
01A5h			
01A6h			
01A7h			
01A8h	Flash Memory Control Register 0	FMR0	00000001b
01A9h			
01AAh			
01ABh			
01ACh	Optional Function Select Register	OFS	(Note 2)
01ADh			
01AEh			
01AFh			

X: Undefined

**NOTES:**

1. The blank regions, 0100h to 01B2h and 01B8h to 02FFh are all reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

## 5. Electrical Characteristics

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
V <sub>CC</sub>	Supply voltage	V <sub>CC</sub> = AV <sub>CC</sub>	-0.3 to 6.5	V
AV <sub>CC</sub>	Analog supply voltage	V <sub>CC</sub> = AV <sub>CC</sub>	-0.3 to 6.5	V
V <sub>I</sub>	Input voltage		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage		-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power dissipation	T <sub>opr</sub> = 25°C	300	mW
T <sub>opr</sub>	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C

**Table 5.2 Recommended Operating Conditions**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage			2.7	—	5.5	V
AV <sub>CC</sub>	Analog supply voltage			—	V <sub>CC</sub>	—	V
V <sub>SS</sub>	Supply voltage			—	0	—	V
AV <sub>SS</sub>	Analog supply voltage			—	0	—	V
V <sub>IH</sub>	Input "H" voltage			0.8V <sub>CC</sub>	—	V <sub>CC</sub>	V
V <sub>IL</sub>	Input "L" voltage			0	—	0.2V <sub>CC</sub>	V
I <sub>OH(sum)</sub>	Peak sum output "H" current	Sum of all pins I <sub>OH</sub> (peak)		—	—	-60	mA
I <sub>OH(peak)</sub>	Peak output "H" current			—	—	-10	mA
I <sub>OH(avg)</sub>	Average output "H" current			—	—	-5	mA
I <sub>OL(sum)</sub>	Peak sum output "L" currents	Sum of all pins I <sub>OL</sub> (peak)		—	—	60	mA
I <sub>OL(peak)</sub>	Peak output "L" currents	Except P1_0 to P1_3		—	—	10	mA
		P1_0 to P1_3	Drive capacity HIGH	—	—	30	mA
		P1_0 to P1_3	Drive capacity LOW	—	—	10	mA
I <sub>OL(avg)</sub>	Average output "L" current	Except P1_0 to P1_3		—	—	5	mA
		P1_0 to P1_3	Drive capacity HIGH	—	—	15	mA
		P1_0 to P1_3	Drive capacity LOW	—	—	5	mA
f(XIN)	Main clock input oscillation frequency		3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	20	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	—	10	MHz

**NOTES:**


1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
2. Typical values when average output current is 100 ms.

**Table 5.3 Comparator Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Resolution		—	—	1	Bit
—	Absolute accuracy	$\phi_{AD} = 10 \text{ MHz}^{(3)}$	—	—	$\pm 20$	mV
$t_{conv}$	Conversion time	$\phi_{AD} = 10 \text{ MHz}^{(3)}$	1	—	—	$\mu\text{s}$
$V_{ref}$	Reference voltage		0	—	$AV_{CC}$	V
$V_{IA}$	Analog input voltage		0	—	$AV_{CC}$	V
—	Comparator conversion operating clock frequency <sup>(2)</sup>		1	—	10	MHz

**NOTES:**

1.  $V_{CC} = 2.7$  to  $5.5 \text{ V}$  at  $T_{opr} = -20$  to  $85 \text{ }^{\circ}\text{C}$  /  $-40$  to  $85 \text{ }^{\circ}\text{C}$ , unless otherwise specified.
2. If  $f_1$  exceeds  $10 \text{ MHz}$ , divided  $f_1$  and ensure the comparator conversion operating clock frequency ( $\phi_{AD}$ ) is  $10 \text{ MHz}$  or below.
3. If  $AV_{CC}$  is less than  $4.2 \text{ V}$ , divided  $f_1$  and ensure the comparator conversion operating clock frequency ( $\phi_{AD}$ ) is  $f_1/2$  or below.

**Figure 5.1 Port P1, P3, and P4 Measurement Circuit**

**Table 5.4 Flash Memory (Program ROM) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance <sup>(2)</sup>	R8C/18 Group	100 <sup>(3)</sup>	–	–	times
		R8C/19 Group	1,000 <sup>(3)</sup>	–	–	times
–	Byte program time		–	50	400	μs
–	Block erase time		–	0.4	9	s
t <sub>d</sub> (SR-SUS)	Time delay from suspend request until suspend		–	–	97+CPU clock × 6 cycles	μs
–	Interval from erase start/restart until following suspend request		650	–	–	μs
–	Interval from program start/restart until following suspend request		0	–	–	ns
–	Time from suspend until program/erase restart		–	–	3+CPU clock × 4 cycles	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		2.7	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time <sup>(8)</sup>	Ambient temperature = 55 °C	20	–	–	year

**NOTES:**

1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = 0 to 60 °C, unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to Suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the number of erase operations between block A and block B can further reduce the effective number of rewrites. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
8. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
—	High-speed on-chip oscillator frequency when the reset is deasserted	$V_{CC} = 5.0 \text{ V}$ , $T_{opr} = 25 \text{ }^{\circ}\text{C}$	—	8	—	MHz
—	High-speed on-chip oscillator frequency temperature supply voltage dependence <sup>(2)</sup>	0 to +60 $^{\circ}\text{C}$ /5 V $\pm$ 5 % <sup>(3)</sup>	7.76	—	8.24	MHz
		-20 to +85 $^{\circ}\text{C}$ /2.7 to 5.5 V <sup>(3)</sup>	7.68	—	8.32	MHz
		-40 to +85 $^{\circ}\text{C}$ /2.7 to 5.5 V <sup>(3)</sup>	7.44	—	8.32	MHz

## NOTES:

1. The measurement condition is  $V_{CC} = 5.0 \text{ V}$  and  $T_{opr} = 25 \text{ }^{\circ}\text{C}$ .
2. Refer to **10.6.4 High-Speed On-Chip Oscillator Clock** for notes on high-speed on-chip oscillator clock.
3. The standard value shows when the HRA1 register is assumed as the value in shipping and the HRA2 register value is set to 00h.

**Table 5.11 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$t_{d(P-R)}$	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	—	2000	$\mu\text{s}$
$t_{d(R-S)}$	STOP exit time <sup>(3)</sup>		—	—	150	$\mu\text{s}$

## NOTES:

1. The measurement condition is  $V_{CC} = 2.7$  to  $5.5 \text{ V}$  and  $T_{opr} = 25 \text{ }^{\circ}\text{C}$ .
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until CPU clock supply starts after the interrupt is acknowledged to exit stop mode.

**Table 5.12 Electrical Characteristics (1) [V<sub>CC</sub> = 5 V]**


Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V <sub>OH</sub>	Output "H" voltage	Except X <sub>OUT</sub>	I <sub>OH</sub> = -5 mA		V <sub>CC</sub> - 2.0	—	V <sub>CC</sub>	V
			I <sub>OH</sub> = -200 μA		V <sub>CC</sub> - 0.3	—	V <sub>CC</sub>	V
		X <sub>OUT</sub>	Drive capacity HIGH	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 2.0	—	V <sub>CC</sub>	V
			Drive capacity LOW	I <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 2.0	—	V <sub>CC</sub>	V
V <sub>OL</sub>	Output "L" voltage	Except P1_0 to P1_3, X <sub>OUT</sub>	I <sub>OL</sub> = 5 mA		—	—	2.0	V
			I <sub>OL</sub> = 200 μA		—	—	0.45	V
		P1_0 to P1_3	Drive capacity HIGH	I <sub>OL</sub> = 15 mA	—	—	2.0	V
			Drive capacity LOW	I <sub>OL</sub> = 5 mA	—	—	2.0	V
			Drive capacity LOW	I <sub>OL</sub> = 200 μA	—	—	0.45	V
		X <sub>OUT</sub>	Drive capacity HIGH	I <sub>OL</sub> = 1 mA	—	—	2.0	V
			Drive capacity LOW	I <sub>OL</sub> = 500 μA	—	—	2.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RXD0			0.2	—	1.0	V
		RESET			0.2	—	2.2	V
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 5 V		—	—	5.0	μA
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V		—	—	-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V		30	50	167	kΩ
R <sub>FXIN</sub>	Feedback resistance	XIN			—	1.0	—	MΩ
f <sub>RING-S</sub>	Low-speed on-chip oscillator frequency				40	125	250	kHz
V <sub>RAM</sub>	RAM hold voltage		During stop mode		2.0	—	—	V

## NOTE:


1. V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -20 to 85 °C / -40 to 85 °C, f(XIN) = 20 MHz, unless otherwise specified.

**Timing Requirements****(Unless Otherwise Specified:  $V_{CC} = 5\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_a = 25\text{ }^{\circ}\text{C}$ ) [ $V_{CC} = 5\text{ V}$ ]****Table 5.14 XIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(XIN)}$	XIN input cycle time	50	–	ns
$t_{WH(XIN)}$	XIN input “H” width	25	–	ns
$t_{WL(XIN)}$	XIN input “L” width	25	–	ns

**Figure 5.4 XIN Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.15 CNTR0 Input, CNTR1 Input,  $\overline{\text{INT1}}$  Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CNTR0)}$	CNTR0 input cycle time	100	–	ns
$t_{WH(CNTR0)}$	CNTR0 input “H” width	40	–	ns
$t_{WL(CNTR0)}$	CNTR0 input “L” width	40	–	ns

**Figure 5.5 CNTR0 Input, CNTR1 Input,  $\overline{\text{INT1}}$  Input Timing Diagram when  $V_{CC} = 5\text{ V}$** **Table 5.16 TCIN Input,  $\overline{\text{INT3}}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TCIN)}$	TCIN input cycle time	400 <sup>(1)</sup>	–	ns
$t_{WH(TCIN)}$	TCIN input “H” width	200 <sup>(2)</sup>	–	ns
$t_{WL(TCIN)}$	TCIN input “L” width	200 <sup>(2)</sup>	–	ns

**NOTES:**

1. When using timer C input capture mode, adjust the cycle time to (1/timer C count source frequency x 3) or above.
2. When using timer C input capture mode, adjust the pulse width to (1/timer C count source frequency x 1.5) or above.


**Figure 5.6 TCIN Input,  $\overline{\text{INT3}}$  Input Timing Diagram when  $V_{CC} = 5\text{ V}$**



**Table 5.17 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	200	—	ns
$t_{w(CKH)}$	CLKi input "H" width	100	—	ns
$t_{w(CKL)}$	CLKi input "L" width	100	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	50	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	50	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns


i = 0 or 1

**Figure 5.7 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.18 External Interrupt  $\overline{INT0}$  Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT0}$ input "H" width	250 <sup>(1)</sup>	—	ns
$t_{w(INL)}$	$\overline{INT0}$ input "L" width	250 <sup>(2)</sup>	—	ns


## NOTES:

1. When selecting the digital filter by the  $\overline{INT0}$  input filter select bit, use an  $\overline{INT0}$  input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INT0}$  input filter select bit, use an  $\overline{INT0}$  input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.

**Figure 5.8 External Interrupt  $\overline{INT0}$  Input Timing Diagram when Vcc = 5 V**

**Table 5.20 Electrical Characteristics (4) [Vcc = 3V] (Topr = -40 to 85 °C, unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss, comparator is stopped	High-speed mode	–	8	13	mA
		High-speed mode	–	7	12	mA
		High-speed mode	–	5	–	mA
		Medium- speed mode	–	3	–	mA
		Medium- speed mode	–	2.5	–	mA
		Medium- speed mode	–	1.6	–	mA
		High-speed on-chip oscillator mode	–	3.5	7.5	mA
		High-speed on-chip oscillator mode	–	1.5	–	mA
		Low-speed on-chip oscillator mode	–	100	280	μA
		Wait mode	–	37	74	μA
		Wait mode	–	35	70	μA
		Stop mode	–	0.7	3.0	μA



REVISION HISTORY	R8C/18 Group, R8C/19 Group Datasheet
------------------	--------------------------------------

Rev.	Date	Description	
		Page	Summary
0.10	Nov 15, 2004	–	First Edition issued
0.20	Jan 11, 2005	5, 6	Tables 1.3 and 1.4: The date updated
0.21	Apr 04, 2005	2, 3 4 5, 6 5, 6 7, 8 10 16 17 18 20	Tables 1.1 and 1.2: Partly revised Figure 1.1: Partly revised Tables 1.3 and 1.4: Partly revised Figure 1.2 and 1.3: Partly revised Figure 1.4 and 1.5: Partly revised Table 1.6: Partly revised Table 4.1: Partly revised Table 4.2: Partly revised Table 4.3: Partly revised Package Dimensions are revised
1.00	May 27, 2005	5, 6 9 25 26 28 32	Tables 1.3 and 1.4: Partly revised Table 1.5: Partly revised Table 5.9: Revised Table 5.10: Partly revised Table 5.13: Partly revised Table 5.20: Partly revised
1.10	Jun 09, 2005	26	Table 5.10: Partly revised
1.20	Nov 01, 2005	3 4 6 9 11 13 15	Table 1.2 Performance Outline of the R8C/19 Group; Flash Memory: (Data area) → (Data flash) (Program area) → (Program ROM) revised Figure 1.1 Block Diagram; “Peripheral Function” added, “System Clock Generation” → “System Clock Generator” revised Table 1.4 Product Information of R8C/19 Group; ROM capacity: “Program area” → “Program ROM”, “Data area” → “Data flash” revised Table 1.5 Pin Description; Power Supply Input: “VCC/AVCC” → “VCC”, “VSS/AVSS” → “VSS” revised Analog Power Supply Input: added Figure 2.1 CPU Register; “Reserved Area” → “Reserved Bit” revised 2.8.10 Reserved Area; “Reserved Area” → “Reserved Bit” revised 3.2 R8C/19 Group, Figure 3.2 Memory Map of R8C/19 Group; “Data area” → “Data flash”, “Program area” → “Program ROM” revised

## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### **Renesas Technology (Shanghai) Co., Ltd.**

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

#### **Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### **Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### **Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### **Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### **Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510